Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT89LP51 Datasheet(PDF) 11 Page - ATMEL Corporation

Part # AT89LP51
Description  8-bit Microcontroller with 8K Bytes In-System Programmable Flash
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89LP51 Datasheet(HTML) 11 Page - ATMEL Corporation

Back Button AT89LP51 Datasheet HTML 7Page - ATMEL Corporation AT89LP51 Datasheet HTML 8Page - ATMEL Corporation AT89LP51 Datasheet HTML 9Page - ATMEL Corporation AT89LP51 Datasheet HTML 10Page - ATMEL Corporation AT89LP51 Datasheet HTML 11Page - ATMEL Corporation AT89LP51 Datasheet HTML 12Page - ATMEL Corporation AT89LP51 Datasheet HTML 13Page - ATMEL Corporation AT89LP51 Datasheet HTML 14Page - ATMEL Corporation AT89LP51 Datasheet HTML 15Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 113 page
background image
11
3709B–MICRO–12/10
AT89LP51/52 - Preliminary
3.1.1
External Program Memory Interface
The AT89LP51/52 uses the standard 8051 external program memory interface with the upper
address on Port 2, the lower address and data in/out multiplexed on Port 0, and the ALE and
PSEN strobes. Program memory addresses are always 16-bits wide, even though the actual
amount of program memory used may be less than 64K byes. External program execution sacri-
fices two full 8-bit ports, P0 and P2, to the function of addressing the program memory.
Figure 3-2 shows a hardware configuration for accessing up to 64K bytes of external ROM using
a 16-bit linear address. Port 0 serves as a multiplexed address/data bus to the ROM. The
Address Latch Enable strobe (ALE) is used to latch the lower address byte into an external reg-
ister so that Port 0 can be freed for data input/output. Port 2 provides the upper address byte
throughout the operation. PSEN strobes the external memory.
Figure 3-3 shows the timing of the external program memory interface. ALE is emitted at a con-
stant rate of 1/3 of the system clock with a 1/3 duty cycle. PSEN is emitted at a similar rate, but
with 50% duty cycle. The new address changes in the middle of the ALE pulse for latching on
the falling edge and is tristated at the falling edge of PSEN. The instruction data is sampled from
P0 and latched internally during the high phase of the clock prior to the rising edge of PSEN.
This timing applies to both Compatibility and Fast modes. In Compatibility mode there is no dif-
ference in instruction timing between internal and external execution.
Figure 3-2.
Executing from External Program Memory
Figure 3-3.
External Program Memory Fetches
AT89LP
EXTERNAL
PROGRAM
MEMORY
INSTR.
ADDR
OE
PSEN
P3
P2
ALE
P0
P1
LATCH
CLK
ALE
PSEN
FLOAT
PCL
OUT
P0
PCH OUT
P2
PCH OUT
PCH OUT
DATA
SAMPLED
PCL
OUT
PCL
OUT
DATA
SAMPLED
DATA
SAMPLED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com