CYWUSB6953_10 datasheet(53/68 Pages) CYPRESS

53 / 68 page

CYRF69103

Document #: 001-07611 Rev *F

Page 53 of 68

Table 21-5. Interrupt Mask 3 (INT_MSK3) [0xDE] [R/W]

Bit #

Field

ENSWINT

Reserved

Read/Write

–

Default

Bit 7

Enable Software Interrupt (ENSWINT)

0 = Disable. Writing 0's to an INT_CLRx register, when ENSWINT is cleared, cause the corresponding interrupt to

clear

1 = Enable. Writing 1's to an INT_CLRx register, when ENSWINT is set, cause the corresponding interrupt to post

Bits 6:0

Reserved

Table 21-6. Interrupt Mask 2 (INT_MSK2) [0xDF] [R/W]

Bit #

Field

Reserved

GPIO Port 2

Int Enable

Reserved

INT2

Int Enable

16-bit

Counter

Wrap Int

Enable

Reserved

Read/Write

–

R/W

–R/W

R/W

Default

Bit 7:

Reserved

Bit 6:

Reserved

Bit 5:

Reserved

Bit 4:

GPIO Port 2 Interrupt Enable

0 = Mask GPIO Port 2 interrupt

1 = Unmask GPIO Port 2 interrupt

Bit 3:

Reserved

Bit 2:

INT2 Interrupt Enable

0 = Mask INT2 interrupt

1 = Unmask INT2 interrupt

Bit 1:

16-bit Counter Wrap Interrupt Enable

0 = Mask 16-bit Counter Wrap interrupt

1 = Unmask 16-bit Counter Wrap interrupt

Bit 0:

Reserved

The GPIO interrupts are edge-triggered.

[+] Feedback

CYWUSB6953 Datasheet(PDF) 53 Page - Cypress Semiconductor

CYWUSB6953 Datasheet(HTML) 53 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL