MPC5644B datasheet(8/114 Pages) FREESCALE

8 / 114 page

MPC5646C Microcontroller Data Sheet, Rev. 3

Preliminary—Subject to Change Without Notice

Freescale Semiconductor

LinFlexD (Local Interconnect

Network Flexible with DMA

support)

Manages a high number of LIN (Local Interconnect Network protocol) messages

efficiently with a minimum of CPU load

Memory protection unit (MPU)

Provides hardware access control for all memory references generated in a

device

Clock generation module

(MC_CGM)

Provides logic and control required for the generation of system and peripheral

clocks

Power control unit (MC_PCU)

Reduces the overall power consumption by disconnecting parts of the device

from the power supply via a power switching device; device components are

grouped into sections called “power domains” which are controlled by the PCU

Reset generation module

(MC_RGM)

Centralizes reset sources and manages the device reset sequence of the device

Mode entry module (MC_ME)

Provides a mechanism for controlling the device operational mode and

modetransition sequences in all functional states; also manages the power

control unit, reset generation module and clock generation module, and holds the

configuration, control and status registers accessible for applications

Non-Maskable Interrupt (NMI)

Handles external events that must produce an immediate response, such as

power down detection

Nexus Development Interface

(NDI)

Provides real-time development capabilities for e200z0h and e200z4d core

processor

Periodic interrupt timer/ Real Time

Interrupt Timer (PIT_RTI)

Produces periodic interrupts and triggers

Real-time counter (RTC/API)

A free running counter used for time keeping applications, the RTC can be

configured to generate an interrupt at a predefined interval independent of the

mode of operation (run mode or low-power mode). Supports autonomous

periodic interrupt (API) function to generate a periodic wakeup request to exit a

low power mode or an interrupt request

Static random-access memory

(SRAM)

Provides storage for program code, constants, and variables

System integration unit lite (SIUL) Provides control over all the electrical pad controls and up 32 ports with 16 bits

of bidirectional, general-purpose input and output signals and supports up to 32

external interrupts with trigger event configuration

System status and configuration

module (SSCM)

Provides system configuration and status data (such as memory size and status,

device mode and security status), device identification data, debug status port

enable and selection, and bus and peripheral abort enable/disable

System timer module (STM)

Provides a set of output compare events to support AutoSAR and operating

system tasks

Semaphores

Provides the hardware support needed in multi-core systems for sharing

resources and provides a simple mechanism to achieve lock/unlock operations

via a single write access.

Wake Unit (WKPU)

Supports external sources that can generate interrupts or wakeup events, of

which can cause non-maskable interrupt requests or wakeup events.

Table 2. MPC5646C series block summary (continued)

Block

Function

MPC5644B Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc

MPC5644B Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL