PCF2129A datasheet(16/69 Pages) NXP

16 / 69 page

PCF2129A_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 7 May 2010

16 of 69

NXP Semiconductors

PCF2129A

Integrated RTC, TCXO and quartz crystal

When a power failure condition occurs and the power supply switches to the battery the

following sequence occurs:

1. The battery switch flag BF (register Control_3) is set logic 1.

2. An interrupt is generated if the control bit BIE (register Control_3) is enabled

(see Section 8.12.6).

3. If the control bit BTSE (register Control_3) is logic 1, the timestamp registers store the

time and date when the battery switch occurred (see Section 8.11.4).

4. The battery switch flag BF is cleared via the interface; it must be cleared to clear the

interrupt.

The interface is disabled in battery backup operation:

• Interface inputs are not recognized, preventing extraneous data being written to the

device

• Interface outputs are high-impedance

8.5.1.1

Standard mode

If VDD > VBAT OR VDD >Vth(sw)bat the internal power supply is VDD.

If VDD < VBAT AND VDD <Vth(sw)bat the internal power supply is VBAT.

8.5.1.2

Direct switching mode

If VDD > VBAT the internal power supply is VDD.

If VDD < VBAT the internal power supply is VBAT.

Fig 4.

Battery switch-over behavior in standard mode with bit BIE set logic 1 (enabled)

001aaj311

internal power supply (= VBBS)

cleared via interface

backup battery operation

Vth(sw)bat

(= 2.5 V)

VDD (= 0 V)

VBAT

VDD

VBBS

INT

PCF2129A Datasheet(PDF) 16 Page - NXP Semiconductors

PCF2129A Datasheet(HTML) 16 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL