| Electronic Components Datasheet Search |
|
GS9074A Datasheet(PDF) 3 Page - Gennum Corporation |
|
|
|||||||||||||||||||||||||||||
GS9074A Datasheet(HTML) 3 Page - Gennum Corporation |
|
3 / 17 page ![]() GS9074A HD-LINX® II Adaptive Cable Equalizer Data Sheet 34166 - 4 November 2009 3 of 17 Proprietary & Confidential 1. Pin Out 1.1 GS9074A Pin Assignment Figure 1-1: 16-Pin QFN 1.2 GS9074A Pin Descriptions GS9074A (top view) 1 VEE_A VEE_A SDI SDI 2 3 4 SDO SDO VEE_D VEE_D 12 11 10 9 5 7 68 13 14 15 16 Center Pad (bottom of package, internally bonded to VEE_A) Table 1-1: Pin Descriptions Pin Number Name Timing Type Description 1, 4 VEE_A Analog Power Most negative power supply for analog circuitry. Connect to GND. 2, 3 SDI, SDI Analog Input Serial digital differential input. 5, 6 AGC, AGC Analog – External AGC capacitors. (See Section 7.1 Typical Application Circuit.) 7BYPASS Not Synchronous Input Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode. 8 MCLADJ Analog Input Maximum cable length adjust. Adjusts the approximate maximum amount of cable to be equalized (from 0m to the maximum cable length). The output is muted (latched to the last state) when the maximum cable length is achieved. NOTE: MCLADJ is only recommended for data rates up to 270Mb/s. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |