MPC8569E datasheet(71/127 Pages) FREESCALE

71 / 127 page

Ethernet Interface

MPC8569E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

2.6.4.2.4

SGMII Receiver AC Timing Specifications

The following table provides the SGMII receive AC timing specifications. The AC timing specifications do not include RefClk

jitter. Source synchronous clocking is not supported. Clock is recovered from the data.

The sinusoidal jitter in the total jitter tolerance may have any amplitude and frequency in the unshaded region of the following

figure.

Figure 30. Single Frequency Sinusoidal Jitter Limits

Table 39. SGMII Receive AC Timing Specifications

At recommended operating conditions with XVDD = 1.0 V ± 3%. and 1.1 V ± 3%.

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Deterministic Jitter Tolerance

0.37

—

UI p-p

1, 2, 4

Combined Deterministic and Random Jitter Tolerance

JDR

0.55

—

UI p-p

1, 2, 4

Total Jitter Tolerance

0.65

—

UI p-p

1, 2, 4

Bit Error Ratio

BER

—

10-12

——

Unit Interval

799.92

800.00

800.08

Notes:

1. Measured at receiver.

2. See RapidIO 1x/4x LP Serial Physical Layer Specification for interpretation of jitter specifications.

3. Each UI is 800 ps ± 100 ppm.

4. System/board must be designed to ensure the input requirement to the device is achieved. Proper device operation is guar-

anteed for inputs meeting this requirement by design, simulation, characterization, or functional testing.

8.5 UI p-p

0.10 UI p-p

22.1 kHz

1.875 MHz

20 MHz

Frequency

MPC8569E Datasheet(PDF) 71 Page - Freescale Semiconductor, Inc

MPC8569E Datasheet(HTML) 71 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL