23LC1024 datasheet(10/32 Pages) MICROCHIP

Part #	23LC1024

Description	1Mbit SPI Serial SRAM with SDI and SQI Interface

PDF	32 Pages

Scroll/Zoom	100%

Manufacturer	MICROCHIP [Microchip Technology]

Direct Link	http://www.microchip.com

Logo

10 / 32 page

23A1024/23LC1024

DS25142A-page 10

Preliminary

 2011 Microchip Technology Inc.

2.5

Read Mode Register Instruction

(RDMR)

The Read Mode Register instruction (RDMR) provides

access to the MODE register. The MODE register may

be read at any time. The MODE register is formatted as

follows:

TABLE 2-2:

MODE REGISTER

The mode bits indicate the operating mode of the

SRAM. The possible modes of operation are:

0 0

= Byte mode

1 0

= Page mode

0 1

= Sequential mode (default operation)

1 1

= Reserved

Bits 0 through 5 are reserved and should always be set

to ‘0’.

See Figure 2-7 for the RDMR timing sequence.

FIGURE 2-7:

READ MODE REGISTER TIMING SEQUENCE (RDMR)

W/R

–

MODE

W/R = writable/readable

1011

12131415

Instruction

Data from MODE Register

High-Impedance

SCK

23LC1024 Datasheet(PDF) 10 Page - Microchip Technology