| Electronic Components Datasheet Search |
|
STM8S207MBT3C Datasheet(PDF) 56 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S207MBT3C Datasheet(HTML) 56 Page - STMicroelectronics |
|
56 / 103 page ![]() Electrical characteristics STM8S207xx, STM8S208xx 56/103 Doc ID 14733 Rev 12 Figure 12. fCPUmax versus VDD 10.3.1 VCAP external capacitor Stabilization for the main regulator is achieved connecting an external capacitor CEXT to the VCAP pin. CEXT is specified in Table 18. Care should be taken to limit the series inductance to less than 15 nH. Figure 13. External capacitor CEXT 1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance. Table 19. Operating conditions at power-up/power-down Symbol Parameter Conditions Min Typ Max Unit tVDD VDD rise time rate 2(1) 1. Guaranteed by design, not tested in production. ∞ µs/V VDD fall time rate 2(1) ∞ tTEMP Reset release delay VDD rising 1.7(1) ms VIT+ Power-on reset threshold 2.65 2.8 2.95 V VIT- Brown-out reset threshold 2.58 2.73 2.88 V VHYS(BOR) Brown-out reset hysteresis 70 mV fCPU [MHz] SUPPLY VOLTAGE [V] 24 12 8 4 0 2.95 4.0 5.0 FUNCTIONALITY FUNCTIONALITY GUARANTEED @ TA -40 to 125 °C NOT GUARANTEED IN THIS AREA 16 5.5 FUNCTIONALITY GUARANTEED @ TA -40 to 105 °C C Rleak ESR ESL |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |