STA369BWS datasheet(31/89 Pages) STMICROELECTRONICS

31 / 89 page

STA369BWS

Doc ID 16861 Rev 4

31/89

Channel input mapping

Each channel received via I2S can be mapped to any internal processing channel via the

channel input mapping registers. This allows for flexibility in processing. The default settings

of these registers maps each I2S input channel to its corresponding processing channel.

6.1.3

Configuration register C (addr 0x02)

FFX power output mode

The FFX power output mode selects how the FFX output timing is configured.

Different power devices use different output modes.

FFX compensating pulse size register

Table 21.

Channel input mapping

Bit

R/W

RST

Name

Description

6R/W

C1IM

0: processing channel 1 receives left I2S Input

1: processing channel 1 receives right I2S Input

7R/W

C2IM

0: processing channel 2 receives left I2S Input

1: processing channel 2 receives right I2S Input

OCRB

Reserved

CSZ3

CSZ2

CSZ1

CSZ0

OM1

OM0

011

Table 22.

FFX power output mode

Bit

R/W

RST

Name

Description

R/W

OM0

Selects configuration of FFX output:

00: drop compensation

01: discrete output stage: tapered compensation

10: full-power mode

11: variable drop compensation (CSZx bits)

1R/W

OM1

Table 23.

FFX compensating pulse size bits

Bit

R/W

RST

Name

Description

2R/W

CSZ0

When OM[1,0] = 11, this register determines the

size of the FFX compensating pulse from 0 clock

ticks to 15 clock periods.

3R/W

CSZ1

4R/W

CSZ2

5R/W

CSZ3

STA369BWS Datasheet(PDF) 31 Page - STMicroelectronics

STA369BWS Datasheet(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL