SPC564L54L5 datasheet(104/160 Pages) STMICROELECTRONICS

104 / 160 page

Electrical characteristics

SPC56XL60/54

104/160

Doc ID 15457 Rev 8

3.7

Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up

performance:

●

A supply overvoltage is applied to each power supply pin.

●

A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

3.8

Voltage regulator electrical characteristics

The voltage regulator is composed of the following blocks:

●

High power regulator HPREG1 (internal ballast to support core current)

●

High power regulator HPREG2 (external NPN to support core current)

●

Low voltage detector (LVD_MAIN_1) for 3.3 V supply to IO (VDDIO)

●

Low voltage detector (LVD_MAIN_2) for 3.3 V supply (VDDREG)

●

Low voltage detector (LVD_MAIN_3) for 3.3 V flash supply (VDDFLASH)

●

Low voltage detector (LVD_DIG_MAIN) for 1.2 V digital core supply (HPVDD)

●

Low voltage detector (LVD_DIG_BKUP) for the self-test of LVD_DIG_MAIN

●

High voltage detector (HVD_DIG_MAIN) for 1.2 V digital CORE supply (HPVDD)

●

High voltage detector (HVD_DIG_BKUP) for the self-test of HVD_DIG_MAIN.

●

Power on Reset (POR)

HPREG1 uses an internal ballast to support the core current. HPREG2 is used only when

external NPN transistor is present on board to supply core current. The MPC5643L always

powers up using HPREG1 if an external NPN transistor is present. Then the MPC5643L

makes a transition from HPREG1 to HPREG2. This transition is dynamic. Once HPREG2 is

fully operational, the controller part of HPREG1 is switched off.

3VESD(CDM)

Electrostatic discharge

(Charged Device Model)

TA =25°C

conforming to AEC-Q100-011

C3A

500

750 (corners)

All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification

requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at

room temperature followed by hot temperature, unless specified otherwise in the device specification.

Data based on characterization results, not tested in production.

Table 16.

ESD ratings(1), (2) (continued)

No.

Symbol

Parameter

Conditions

Class Max value(3)

Unit

Table 17.

Latch-up results

No.

Symbol

Parameter

Conditions

Class

Static latch-up class

TA = 125 °C conforming to JESD 78

II level A

SPC564L54L5 Datasheet(PDF) 104 Page - STMicroelectronics

SPC564L54L5 Datasheet(HTML) 104 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL