ICX098AL datasheet(2/21 Pages) SONY

2 / 21 page

– 2 –

ICX098AL

VDD, VOUT,

φRG – φSUB

φ2A, Vφ2B – φSUB

φ1, Vφ3, VL – φSUB

φ1, Hφ2, GND – φSUB

CSUB –

φSUB

VDD, VOUT,

φRG, CSUB – GND

φ1, Vφ2A, Vφ2B, Vφ3 – GND

φ1, Hφ2 – GND

φ2A, Vφ2B – VL

φ1, Vφ3, Hφ1, Hφ2, GND – VL

Voltage difference between vertical clock input pins

φ1 – Hφ2

φ1, Hφ2 – Vφ3

Pin No.

Symbol

Description

Pin No.

Symbol

Description

φ1

φ3

φ2A

φ2B

GND

VOUT

Vertical register transfer clock

Protective transistor bias

GND

Signal output

VDD

GND

φSUB

CSUB

φRG

φ1

φ2

Supply voltage

GND

Substrate clock

Substrate bias∗1

Reset gate clock

Horizontal register transfer clock

Pin Description

Horizontal register

Note)

: Photo sensor

Block Diagram and Pin Configuration

(Top View)

∗1 DC bias is generated within the CCD, so that this pin should be grounded externally through a capacitance

of 0.1µF.

Against

φSUB

Against GND

Against VL

Between input

clock pins

Storage temperature

Operating temperature

Absolute Maximum Ratings

–40 to +10

–50 to +15

–50 to +0.3

–40 to +0.3

–25 to

–0.3 to +18

–10 to +18

–10 to +5

–0.3 to +28

–0.3 to +15

to +15

–5 to +5

–13 to +13

–30 to +80

–10 to +60

°C

Item

Ratings

Unit

Remarks

∗2 +24V (Max.) when clock width < 10µs, clock duty factor < 0.1%.

∗2

ICX098AL Datasheet(PDF) 2 Page - Sony Corporation

ICX098AL Datasheet(HTML) 2 Page - Sony Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21

Datasheet Download

Link URL