Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

ADA4000-1ARZ-R71 Datasheet(PDF) 11 Page - Analog Devices

Part # ADA4000-1ARZ-R71
Description  Low Cost, Precision JFET Input Operational Amplifiers
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADA4000-1ARZ-R71 Datasheet(HTML) 11 Page - Analog Devices

Back Button ADA4000-1ARZ-R71 Datasheet HTML 7Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 8Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 9Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 10Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 11Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 12Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 13Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 14Page - Analog Devices ADA4000-1ARZ-R71 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 16 page
background image
ADA4000-1/ADA4000-2/ADA4000-4
Rev. A | Page 11 of 16
)
SETTLING TIME
Settling time is the amount of time it takes the amplifier output
to reach and remain within a percentage of its final value. This
is an important parameter in data acquisition systems. Because
most bipolar DAC converters have current output, an external
op amp is required to convert the current to voltage. Therefore,
the amplifier settling time plays a role in the total settling time
of the output signal. A good approximation for the total settling
time is
() (
2
2
AMP
t
DAC
t
Total
t
S
S
S
+
=
The ADA4000-1/ADA4000-2/ADA4000-4 settle to within 0.1%
of their final value in less than 1.2 μs. The settling time has been
tested by using the configuration circuit in Figure 34.
The input signal is a 10 V pulse and the output is the error
signal for the settling time shown in Figure 33.
200ns/DIV
200mV/DIV
5V/DIV
Figure 33. Settling Time Measurement Using the False Summing Node Method
ADA4000-1
V+
V–
+15V
–15V
10V p-p
3
2
1
10kΩ
10kΩ
10kΩ
AD828
V+
V–
+15V
–15V
20kΩ
VOUT
1kΩ
8
4
10kΩ
V1
0
Figure 34. Settling Time Test Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com