Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AD9914PCBZ Datasheet(PDF) 3 Page - Analog Devices

Part # AD9914PCBZ
Description  3.5 GSPS Direct Digital Synthesizer with 12-Bit DAC
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9914PCBZ Datasheet(HTML) 3 Page - Analog Devices

  AD9914PCBZ Datasheet HTML 1Page - Analog Devices AD9914PCBZ Datasheet HTML 2Page - Analog Devices AD9914PCBZ Datasheet HTML 3Page - Analog Devices AD9914PCBZ Datasheet HTML 4Page - Analog Devices AD9914PCBZ Datasheet HTML 5Page - Analog Devices AD9914PCBZ Datasheet HTML 6Page - Analog Devices AD9914PCBZ Datasheet HTML 7Page - Analog Devices AD9914PCBZ Datasheet HTML 8Page - Analog Devices AD9914PCBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 48 page
background image
Data Sheet
AD9914
Rev. C | Page 3 of 48
GENERAL DESCRIPTION
The AD9914 is a direct digital synthesizer (DDS) featuring a
12-bit DAC. The AD9914 uses advanced DDS technology,
coupled with an internal high speed, high performance DAC
to form a digitally programmable, complete high frequency
synthesizer capable of generating a frequency-agile analog
output sinusoidal waveform at up to 1.4 GHz. The AD9914
enables fast frequency hopping and fine tuning resolution
(64-bit capable using programmable modulus mode). The
AD9914 also offers fast phase and amplitude hopping capability.
The frequency tuning and control words are loaded into the
AD9914 via a serial or parallel I/O port. The AD9914 also
supports a user defined linear sweep mode of operation for
generating linear swept waveforms of frequency, phase, or
amplitude. A high speed, 32-bit parallel data input port is
included, enabling high data rates for polar modulation
schemes and fast reprogramming of the phase, frequency,
and amplitude tuning words.
The AD9914 is specified to operate over the extended industrial
temperature range (see the Absolute Maximum Ratings section).
Figure 2. Detailed Block Diagram
32
F0 TO F3
D0 TO D31
PS[2:0]
I/O_UPDATE
POWER-
DOWN
CONTROL
DAC_RSET
AOUT
AOUT
OSK
DROVER
DRCTL
DRHOLD
SYNC_CLK
A
θ
CLOCK
AMPLITUDE (A)
FREQUENCY
(ω)
PHASE (θ)
DIGITAL
RAMP
GENERATOR
2
4
MULTICHIP
SYNCHRONIZATION
SYSCLK
PLL
REF_CLK
REF_CLK
AD9914
OUTPUT
SHIFT
KEYING
DATA
ROUTE
AND
PARTITION
CONTROL
3
INTERNAL CLOCK TIMING
AND CONTROL
ω
Acos (ωt + θ)
Asin (ωt + θ)
DAC
12-BIT
DDS
INTERNAL
PROGRAMMING
REGISTERS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com