Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AFCT-701ASDZ Datasheet(PDF) 13 Page - AVAGO TECHNOLOGIES LIMITED

Part # AFCT-701ASDZ
Description  10Gb Ethernet, 1310 nm, 10GBASE-LR, SFP Transceiver for SMF 10km links Case temperature 0-85 C
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AVAGO [AVAGO TECHNOLOGIES LIMITED]
Direct Link  http://www.avagotech.com
Logo AVAGO - AVAGO TECHNOLOGIES LIMITED

AFCT-701ASDZ Datasheet(HTML) 13 Page - AVAGO TECHNOLOGIES LIMITED

Back Button AFCT-701ASDZ Datasheet HTML 9Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 10Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 11Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 12Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 13Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 14Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 15Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 16Page - AVAGO TECHNOLOGIES LIMITED AFCT-701ASDZ Datasheet HTML 17Page - AVAGO TECHNOLOGIES LIMITED Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 18 page
background image
13
Table 9. Control Functions: Low Speed Signals Timing Characteristics
The following characteristics are defined over the Recommended Operating Conditions unless otherwise noted.
Parameter
Symbol
Minimum
Maximum
Unit
Notes
TX_DISABLE Assert Time
t_off
100
μs
Note 1 , Fig. 5
TX_DISABLE Negate Time
t_on
2
ms
Note 2 , Fig. 5
Time to initialize, including reset of TX_FAULT
t_init
300
ms
Note 3 , Fig. 5
TX_FAULT Assert Time
t_fault
1000
μs
Note 4 , Fig. 5
TX_DISABLE to Reset
t_reset
10
μs
Note 5 , Fig. 5
RX_LOS Assert Time
t_los_on
100
μs
Note 6 , Fig. 5
RX_LOS Deassert Time
t_los_off
100
μs
Note 7 , Fig. 5
Notes:
1. Time from rising edge of TX_DISABLE to when the optical output falls below 10% of nominal. A 10 ms interval between assertions of TX_
DISABLE is required.
2. Time from falling edge of TX_DISABLE to when the modulated optical output rises above 90% of nominal.
3. Time from power on or falling edge of TX_DISABLE to when the modulated optical output rises above 90% of nominal and the Two-Wire
interface is available.
4. From power on or negation of TX_FAULT using TX_DISABLE.
5. Time TX_DISABLE must be held high to reset the laser fault shutdown circuitry.
6. Time from loss of optical signal to Rx_LOS Assertion.
7. Time from valid optical signal to Rx_LOS De-Assertion.
Parameter
Symbol
Minimum
Maximum
Unit
Notes
TX_DISABLE Assert Time
t_off_twi
100
ms
Note 1
TX_DISABLE Negate Time
t_on_twi
100
ms
Note 2
TX_FAULT Assert Time
t_fault_twi
100
ms
Note 3
Rx_LOS Assert Time
t_loss_on_twi
100
ms
Note 4
Rx_LOS Deassert Time
t_loss_off_twi
100
ms
Note 5
Analog parameter data ready
t_data
1000
ms
Note 6
Two-Wire Interface Ready
t_serial
300
ms
Note 7
Complete Single or Sequential Write up to 4 Byte
t_write
40
ms
Note 8
Complete Sequential Write of 5-8 Byte
t_write
80
ms
Note 8
Two-Wire Interface Clock Rate
f_serial_clock
400
kHz
Note 8
Time bus free before new
t_BUF
20
Ps
Note 9
transmission can start
Table 10. Control Functions: Two-Wire Interface Timing Characteristics
The following characteristics are defined over the Recommended Operating Conditions unless otherwise noted.
Notes:
1. Time from two-wire interface assertion of TX_DISABLE (A2h, byte 110, bit 6) to when the optical output falls below 10% of nominal. Measured
from falling clock edge after stop bit of write transaction.
2. Time from two-wire interface de-assertion of TX_DISABLE (A2h, byte 110, bit 6) to when the modulated optical output rises above 90% of
nominal.
3. Time from fault to two-wire interface TX_FAULT (A2h, byte 110, bit 2) asserted.
4. Time for two-wire interface assertion of Rx_LOS (A2h, byte 110, bit 1) from loss of optical signal.
5. Time for two-wire interface de-assertion of Rx_LOS (A2h, byte 110, bit 1) from presence of valid optical signal.
6. From power on to data ready bit asserted (A2h, byte 110, bit 0). Data ready indicates analog monitoring circuitry is functional.
7. Time from power on until module is ready for data transmission over the two-wire interface (reads or writes over A0h and A2h).
8. Operation of the Two Wire Serial Interface at rtes beyond 100kHz requires the use of clock stretching techniques.
9. Between STOP and START. See SFF 8431 Section 4.3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com