AD9974BBCZ datasheet(4/52 Pages) AD

4 / 52 page

AD9974

Rev. A | Page 4 of 52

TIMING SPECIFICATIONS

X = A = B, CL = 20 pF, AVDD_X = DVDD_X = 1.8 V, fCLI = 65 MHz, unless otherwise noted.

Table 3.

Parameter

Min

Typ

Max

Unit

Comments

MASTER CLOCK (CLI)

See Figure 17

CLI Clock Period (tCONV)

15.38

CLI High/Low Pulse Width (tADC)

6.9

7.7

8.9

Delay from CLI Rising Edge to Internal Pixel Position 0 (tCLIDLY)

AFE

SHP Rising Edge to SHD Rising Edge (tS1)

6.9

7.7

8.5

See Figure 21

AFE Pipeline Delay

Cycles

See Figure 22

CLPOB Pulse Width (Programmable) (tCOB)1

Pixels

HD Pulse Width

tCONV

VD Pulse Width

1 HD period

SERIAL INTERFACE

See Figure 52

Maximum SCK Frequency (fSCLK)

MHz

SL to SCK Setup Time (tLS)

SCK to SL Hold Time (tLH)

SDATA Valid to SCK Rising Edge Setup (tDS)

SCK Rising Edge to SDATA Valid Hold (tDH)

H-COUNTER RESET SPECIFICATIONS

See Figure 49

HD Pulse Width

tCONV

VD Pulse Width

1 HD period

VD Falling Edge to HD Falling Edge(tVDHD)

VD period − tCONV

HD Falling Edge to CLI Rising Edge(tHDCLI)

tCONV − 2

CLI Rising Edge to SHPLOC (Internal Sample Edge) (tCLISHP)

tCONV − 2

TIMING CORE SETTING RESTRICTIONS

Inhibited Region for SHP Edge Location (tSHPINH) (See Figure 21)2

64/0

Edge location

Inhibited Region for SHP or SHD with Respect to H-Clocks

(See Figure 21)3, 4, 5, 6

RETIME = 0, MASK = 0 (tSHDINH)

H × NEGLOC − 15

H × NEGLOC − 0

Edge location

RETIME = 0, MASK = 1 (tSHDINH)

H × POSLOC − 15

H × POSLOC − 0

Edge location

RETIME = 1, MASK = 0 (tSHPINH)

H × NEGLOC − 15

H × NEGLOC − 0

Edge location

RETIME = 1, MASK = 1 (tSHPINH)

H × POSLOC − 15

H × POSLOC − 0

Edge location

Inhibited Region for DOUTPHASE Edge Location (tDOUTINH)

(See Figure 21)

SHDLOC + 0

SHDLOC + 15

Edge location

1 Minimum CLPOB pulse width is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.

2 Only applies to slave mode operation. The inhibited area for SHP is needed to meet the timing requirements for tCLISHP for proper H-counter reset operation.

3 When 0x34[2:0] HxBLKRETIME bits are enabled, the inhibit region for SHD location changes to inhibit region for SHP location.

4 When sequence register 0x09[23:21] HBLK masking registers are set to 0, the H-edge reference becomes H × NEGLOC.

5 The H-clock signals that have SHP/SHD inhibit regions depend on the HCLK mode: Mode 1 = H1, Mode 2 = H1, H2, and Mode 3 = H1, H3.

6 These specifications apply when H1POL, H2POL, RGPOL, and HLPOL are all set to 1 (default setting).

AD9974BBCZ Datasheet(PDF) 4 Page - Analog Devices

AD9974BBCZ Datasheet(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL