Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

LTC1865LCMS Datasheet(PDF) 13 Page - Linear Technology

Part # LTC1865LCMS
Description  Power, 16-Bit, 250ksps 1- and 2-Channel
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1865LCMS Datasheet(HTML) 13 Page - Linear Technology

Back Button LTC1865LCMS Datasheet HTML 9Page - Linear Technology LTC1865LCMS Datasheet HTML 10Page - Linear Technology LTC1865LCMS Datasheet HTML 11Page - Linear Technology LTC1865LCMS Datasheet HTML 12Page - Linear Technology LTC1865LCMS Datasheet HTML 13Page - Linear Technology LTC1865LCMS Datasheet HTML 14Page - Linear Technology LTC1865LCMS Datasheet HTML 15Page - Linear Technology LTC1865LCMS Datasheet HTML 16Page - Linear Technology LTC1865LCMS Datasheet HTML 17Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 24 page
background image
LTC1864/LTC1865
13
18645fb
LTC1864 OPERATION
Operating Sequence
The LTC1864 conversion cycle begins with the rising edge
of CONV. After a period equal to tCONV, the conversion is
finished. If CONV is left high after this time, the LTC1864
goes into sleep mode drawing only leakage current. On the
falling edge of CONV, the LTC1864 goes into sample mode
and SDO is enabled. SCK synchronizes the data transfer
with each bit being transmitted from SDO on the falling
SCK edge. The receiving system should capture the data
from SDO on the rising edge of SCK. After completing the
data transfer, if further SCK clocks are applied with CONV
low, SDO will output zeros indefinitely. See Figure 1.
Analog Inputs
The LTC1864 has a unipolar differential analog input. The
converter will measure the voltage between the “IN+
and “IN” inputs. A zero code will occur when IN+ minus
INequals zero. Full scale occurs when IN+ minus IN
equals VREF minus 1LSB. See Figure 2. Both the “IN+” and
“IN” inputs are sampled at the same time, so common
mode noise on the inputs is rejected by the ADC. If “IN
is grounded and VREF is tied to VCC, a rail-to-rail input
span will result on “IN+” as shown in Figure 3.
Reference Input
The voltage on the reference input of the LTC1864 defines
the full-scale range of the A/D converter. The LTC1864 can
operate with reference voltages from VCC to 1V.
APPLICATIONS INFORMATION
Figure 1. LTC1864 Operating Sequence
Figure 2. LTC1864 Transfer Curve
Figure 3. LTC1864 with Rail-to-Rail Input Span
CONV
tCONV
SCK
SDO
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
B15 B14
B12
B10
B8
B6
B4
B2
B0*
Hi-Z
18645 F01
Hi-Z
B13
B11
B9
B7
B5
B3
B1
SLEEP MODE
tSMPL
*AFTER COMPLETING THE DATA TRANSFER, IF FURTHER SCK CLOCKS ARE
APPLIED WITH CONV LOW, THE ADC WILL OUTPUT ZEROS INDEFINITELY
tsuCONV
VIN*
*VIN = IN
+ – IN
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0
18645 F02
1
2
3
4
8
7
6
5
VREF
IN+
IN
GND
VCC
SCK
SDO
CONV
LTC1864
18645 F03
VIN = 0V TO VCC
VCC
1μF
SERIAL DATA LINK TO
ASIC, PLD, MPU, DSP
OR SHIFT REGISTERS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com