| Electronic Components Datasheet Search |
|
MPC5601PEF0MLL4R Datasheet(PDF) 15 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5601PEF0MLL4R Datasheet(HTML) 15 Page - Freescale Semiconductor, Inc |
|
15 / 95 page ![]() MPC5602P Microcontroller Data Sheet, Rev. 4.1 Freescale Semiconductor 15 • LIN slave mode features: — Autonomous LIN header handling — Autonomous LIN response handling — Optional discarding of irrelevant LIN responses using ID filter • UART mode: — Full-duplex operation — Standard non return-to-zero (NRZ) mark/space format — Data buffers with 4-byte receive, 4-byte transmit — Configurable word length (8-bit or 9-bit words) — Error detection and flagging — Parity, Noise and Framing errors — Interrupt-driven operation with four interrupt sources — Separate transmitter and receiver CPU interrupt sources — 16-bit programmable baud-rate modulus counter and 16-bit fractional — 2 receiver wake-up methods 1.5.23 Deserial serial peripheral interface (DSPI) The deserial serial peripheral interface (DSPI) module provides a synchronous serial interface for communication between the MPC5602P MCU and external devices. The DSPI modules provide these features: • Full duplex, synchronous transfers • Master or slave operation • Programmable master bit rates • Programmable clock polarity and phase • End-of-transmission interrupt flag • Programmable transfer baud rate • Programmable data frames from 4 to 16 bits • Up to 8 chip select lines available: — 8 on DSPI_0 — 4 each on DSPI_1 and DSPI_2 • 8 clock and transfer attributes registers • Chip select strobe available as alternate function on one of the chip select pins for deglitching • FIFOs for buffering up to 4 transfers on the transmit and receive side • Queueing operation possible through use of the I/O processor or eDMA • General purpose I/O functionality on pins when not used for SPI 1.5.24 Pulse width modulator (FlexPWM) The pulse width modulator module (PWM) contains four PWM submodules each of which is set up to control a single half-bridge power stage. There are also three fault channels. This PWM is capable of controlling most motor types: AC induction motors (ACIM), permanent magnet AC motors (PMAC), both brushless (BLDC) and brush DC motors (BDC), switched (SRM) and variable reluctance motors (VRM), and stepper motors. The FlexPWM block implements the following features: • 16-bit resolution for center, edge-aligned, and asymmetrical PWMs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |