ICS831724I datasheet(19/24 Pages) IDT

Part #	ICS831724I

Description	LVCMOS interface levels for all control inputs

PDF	24 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

19 / 24 page

ICS831724AKI REVISION A MAY 16, 2013

ICS831724I Data Sheet

DIFFERENTIAL CLOCK DATA MULTIPLEXER

3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in Figure 5.

Figure 5. HCSL Driver Circuit and Termination

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation,

use the following equations which assume a 50

 load to ground.

The highest power dissipation occurs at VDD_MAX.

Power

= (VDD_MAX –VOUT)*IOUT,

since VOUT =IOUT *RL

Power

= (VDD_MAX –IOUT *RL)*IOUT

Power

= (3.6V – 17mA * 50

) * 17mA

Total Power Dissipation per output pair = 46.8mW

VDD

VOUT



IOUT = 17mA

RREF =

475

 ±1%

ICS831724I Datasheet(PDF) 19 Page - Integrated Device Technology