Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AD1836 Datasheet(PDF) 10 Page - Analog Devices

Part # AD1836
Description  Multichannel 96 kHz Codec
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1836 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD1836 Datasheet HTML 6Page - Analog Devices AD1836 Datasheet HTML 7Page - Analog Devices AD1836 Datasheet HTML 8Page - Analog Devices AD1836 Datasheet HTML 9Page - Analog Devices AD1836 Datasheet HTML 10Page - Analog Devices AD1836 Datasheet HTML 11Page - Analog Devices AD1836 Datasheet HTML 12Page - Analog Devices AD1836 Datasheet HTML 13Page - Analog Devices AD1836 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
PRELIMINARY TECHNICAL DATA
REV. PrC
AD1836
–10–
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LRCLK
BCLK
SDATA
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
LEFT CHANNEL
RIGHT CHANNEL
MSB
MSB
MSB
MSB
MSB
MSB
MSB
MSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LEFT-JUSTIFIED MODE – 16 TO 24 BITS PER CHANNEL
12S MODE – 16 TO 24 BITS PER CHANNEL
RIGHT-JUSTIFIED MODE – SELECT NUMBER OF BITS PER CHANNEL
DSP MODE – 16 TO 24 BITS PER CHANNEL
1/fS
NOTES
1. DSP MODE DOES NOT IDENTIFY CHANNEL
2. LRCLK NORMALLY OPERATES AT fS EXCEPT FOR DSP MODE WHICH IS 2
fS
3. BCLK FREQUENCY IS NORMALLY 64
LRCLK BUT MAY BE OPERATED IN BURST MODE
Figure 3. Stereo Serial Modes
The word width defaults to 24 bits but can be changed by
reprogramming Bits 3 and 4 in DAC Control Register 1. The
packed modes accept six channels of data at the DSDATA1
input pin which is independently routed to each of the six
internal DACs.
A special “auxiliary mode” is provided to allow two external
stereo ADCs and one external stereo DAC to be interfaced to
the AD1836 to provide 8-in/8-out operation. In addition, this
mode supports glueless interface to a single SHARC DSP serial
port, allowing a SHARC DSP to access all eight channels of
analog I/O. In this special mode, many pins are redefined; see
Table I for a list of redefined pins. Two versions of this mode
are available. In the “master” mode, the AD1836 provides the
LRCLK and BCLK signals, and the external ADCs operate in
slave mode. In the “slave” mode, the external ADCs provide the
LRCLK and BCLK signals (which must be divided down prop-
erly from the external master clock), and the AD1836 will sync
to these external clocks. See Figures 8 through 10 for details of
this mode. Figure 11 shows the internal signal-flow diagram of
the auxiliary mode.
The following figures show the serial mode formats.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com