Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

CDCDLP223 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part # CDCDLP223
Description  3.3 V Clock Synthesizer for DLP Systems
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CDCDLP223 Datasheet(HTML) 3 Page - Texas Instruments

  CDCDLP223 Datasheet HTML 1Page - Texas Instruments CDCDLP223 Datasheet HTML 2Page - Texas Instruments CDCDLP223 Datasheet HTML 3Page - Texas Instruments CDCDLP223 Datasheet HTML 4Page - Texas Instruments CDCDLP223 Datasheet HTML 5Page - Texas Instruments CDCDLP223 Datasheet HTML 6Page - Texas Instruments CDCDLP223 Datasheet HTML 7Page - Texas Instruments CDCDLP223 Datasheet HTML 8Page - Texas Instruments CDCDLP223 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
www.ti.com
ABSOLUTE MAXIMUM RATINGS
RECOMMENDED OPERATING CONDITIONS
RECOMMENDED CRYSTAL SPECIFICATION
(1)
CDCDLP223
SCAS836 – DECEMBER 2006
over operating free-air temperature range (unless otherwise noted) (1)
VALUE
UNIT
VDD
Supply voltage range
–0.5 to 4.6
V
VI
Input voltage range(2)
–0.5 to VDD + 0.5
V
VO
Output voltage range(2)
–0.5 to VDD + 0.5
V
Input current (VI < 0, VI > VDD)
±20
mA
IO
Continuous output current
±17.5
mA
Tstg
Storage temperature range
–65 to 150
°C
(1)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
PACKAGE THERMAL IMPEDANCE FOR TSSOP20 PACKAGE(1)
Airflow (lfm)
θ
JA (°C/W)
θ
JC (°C/W)
θ
JB (°C/W)
Ψ
JT (°C/W)
0
83.0
32
54
0.25
150
77.9
250
75.4
500
71.4
(1)
The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k
board).
MIN
NOM
MAX
UNIT
TA
Operating free-air temperature
-40
85
°C
VDD
Supply voltage
3.0
3.3
3.6
V
VIH
High level input voltage SDATA and SCLK
0.7
× V
DD
VDD
V
–0.15
0.3
×
VIL
Low level input voltage SDATA and SCLK
V
VDD
VIL
Low level input voltage LVTTL
0.8
V
VI
thresh Input Voltage threshold LVTTL
1.40
V
VIH
High level input voltage LVTTL
2.0
V
IOH
High-level output current LVTTL
–8
mA
IOL
Low-level output current LVTTL
8
mA
IOH
High-level output current HCLK/HCLK
–20
mA
IOL
Low-level output current HCLK/HCLK
0
mA
tPU
Power-up time for all VDDs to reach minimum specified voltage (power ramps must be
0.05
500
ms
monotonic)
MIN
NOM
MAX
UNIT
fxtal
Crystal input frequency (fundamental)
20
MHz
ESR
Effective series resistance
100
Pdrive
Maximum power handling (drive level)
100
µW
CL
Load capacitance
20
pF
(1)
See DLP™ Control ASIC DDP2230 datasheet for additional requirements.
3
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com