DP83858VF datasheet(8/37 Pages) NSC

8 / 37 page

http:\\www.national.com

2.3 EEPROM Interface

RDIO

I/O/Z, L

—

ters. Serial protocol conforms to the IEEE 802.3u MII (Media Independent Interface)

speciﬁcation.

Note: Input buffer has a weak pull-up.

RDC

—

of this clock. RDC is limited to a maximum frequency of 2.5 MHz. At least 3 cycles

of RDC must be provided during assertion of /RST (pin 103) to ensure proper reset

of all internal blocks.

/SDV

low

Serial Data Valid: Asserted when a valid read or write command is present. Used to

detect disconnection of the management bus so that synchronization is not lost. If not

used, tie this pin to GND.

Note: Input buffer has a weak pull-up.

/ACTIVEO

O/OC, M

low

Active Out: Enable for the IR_VECT[4:0] and /IR_ACTIVE signals. Used in multi-

DP83858 systems to enable the external buffers driving these Inter Repeater Bus

signals.

A pull up of 680

Ω must be used with this signal.

Note: A table showing pin type designation is given in section 2.5

Signal Name Type Active

Pin Description

EE_CS

O, L

high

EEPROM Chip Select: Asserted during reads to EEPROM.

EE_CK

O, L

—

EEPROM Serial Clock: Local Clock

÷ 32 = 0.78125MHz

EE_DO

—

EEPROM Serial Data Out: Connected to the serial data out of the EEPROM.

EE_DI

O, L

—

EEPROM Serial Data In: Connected to the serial data in of the EEPROM.

Signal Name

Type

Active

Description

DP83858VF Datasheet(PDF) 8 Page - National Semiconductor (TI)

DP83858VF Datasheet(HTML) 8 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Datasheet Download

Link URL