| Electronic Components Datasheet Search |
|
CDCVF2310MPWREP Datasheet(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CDCVF2310MPWREP Datasheet(HTML) 7 Page - Texas Instruments |
|
7 / 16 page ![]() CLK Gn Yn tsu(en) th(en) CLK Gn Yn tsu(dis) th(dis) a) Enable Mode b) Disable Mode CDCVF2310-EP www.ti.com SCAS934 – DECEMBER 2012 DETAILED DESCRIPTION Output Enable Glitch Suppression Circuit The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer is enabled or disabled on the next full period of the input clock (negative edge triggered by the input clock) (see Figure 1). The G input must fulfill the timing requirements (tsu, th) according to the Switching Characteristics table for predictable operation. Figure 1. Enable and Disable Mode Relative to CLK ↓ Copyright © 2012, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Links: CDCVF2310-EP |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |