LP3918

SNVS476D – AUGUST 2007 – REVISED MAY 2013

www.ti.com

REGISTER INFORMATION, SLAVE ADDRESS CODE 7H’7E

Register

Addr

(default

D7

D6

D5

D4

D3

D2

D1

D0

value)

OP_EN

8h'00

X

X

X

X

LDO7_EN

LDO3_EN

X

LDO1_EN

(0000 0101)

LDO1PGM

8h'01

O/P

X

X

X

X

V1_OP[3]

V1_OP[2]

V1_OP[1]

V1_OP[0]

(0000 0001)

LDO2PGM

8h'02

O/P

X

X

X

X

V2_OP[3]

V2_OP[2]

V2_OP[1]

V2_OP[0]

(0000 1011)

LDO3PGM

8h'03

O/P

X

X

X

X

V3_OP[3]

V3_OP[2]

V3_OP[1]

V3_OP[0]

(0000 1011)

LDO4PGM

8h'04

O/P

X

X

X

X

V4_OP[3]

V4_OP[2]

V4_OP[1]

V4_OP[0]

(0000 1011)

LDO5PGM

8h'05

O/P

X

X

X

X

V5_OP[3]

V5_OP[2]

V5_OP[1]

V5_OP[0]

(0000 1011)

LDO6PGM

8h'06

O/P

X

X

X

X

V6_OP[3]

V6_OP[2]

V6_OP[1]

V6_OP[0]

(0000 1011)

LDO7PGM

8h'07

O/P

X

X

X

X

V7_OP[3]

V7_OP[2]

V7_OP[1]

V7_OP[0]

(0000 1011)

STATUS

PWR_ON

HF_PWR

CHG_IN

8h'0C

X

X

X

X

X

(0000 0000)

_TRIG

_TRIG

_TRIG

CHGCNTL1

USBMODE

CHGMODE

TOUT_

8h'10

Force EOC

EN_Tout

En_EOC

X

EN_CHG

(0000 1001)

_EN

_EN

doubling

CHGCNTL2

Prog_

Prog_

Prog_

Prog_

Prog_

8h'11

(0000 0001)

ICHG[4]

ICHG[3]

ICHG[2]

ICHG[1]

ICHG[0]

CHGCNTL3

Prog_

Prog_

Prog_

Prog_

8h'12

VTERM[1]

VTERM[0]

(0001 0010)

EOC[1]

EOC[0]

VRSTRT[1]

VRSTRT[0]

CHGSTATU

Batt_Over

CHGIN_

Tout_

Tout_

8h'13

EOC

LDO Mode

Fullrate

PRECHG

S1

_Out

OK_Out

Fullrate

Prechg

CHGSTATU

Tout_

8h'14

Bad_Batt

S2

ConstV

MISC

APU_TSD_

PS_HOLD

8h'1C

Control1

EN

_DELAY

(1)

X = Not Used

(R/O) = Bits are Read Only type.

Codes other than those shown in the table are disallowed.

(2)

Note that for Serial Interface operation and thus register control, LDO2 must be active to provide the power for the internal logic.

LDO Output Voltage Programming

The following table summarizes the supported output voltages for the LP3918. Default voltages after startup are

highlighted in bold.

Data Code

LDO1

LDO2

VLDO3

LDO4

LDO5

LDO6

LDO7

(Reg 01 - 07)

V

V

V

V

V

V

V

8h'00

1.5

1.5

1.5

8h'01

1.8

1.8

1.8

8h'02

1.85

1.85

1.85

8h'03

2.5

2.5

2.5

2.5

8h'04

2.6

2.6

2.6

2.6

14

Submit Documentation Feedback

Copyright © 2007–2013, Texas Instruments Incorporated

Product Folder Links: LP3918