LP3952RLSLASHNOPB datasheet(3/46 Pages) TI1

3 / 46 page

LP3952

www.ti.com

SNVS518A – JULY 2007 – REVISED MARCH 2013

PIN DESCRIPTIONS (continued)

Name

Pin No.

Type

Description

GND

Ground

ASE

Input

Audio Synchronization Input

IRT

Input

Oscillator Frequency Resistor

GNDT

Ground

Output

Blue LED 2 Output

GND

Ground

GND

Ground

GNDA

Ground

Ground for Analog Circuitry

VREF

Output

Reference Voltage

VDDA

Power

Internal LDO Output

VDD2

Power

Supply Voltage

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam

during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings

(1) (2) (3)

V (SW, FB, R1-2, G1-2, B1-2) (4) (5)

-0.3V to +7.2V

VDD1, VDD2, VDDIO, VDDA

-0.3V to +6.0V

Voltage on ASE, IRT, IRGB, VREF

-0.3V to VDD1+0.3V with 6.0V max

Voltage on Logic Pins

-0.3V to VDDIO +0.3V with 6.0V max

V(all other pins): Voltage to GND

-0.3V to 6.0V

I (VREF)

μA

I(R1, G1, B1, R2, G2, B2)

100 mA

Continuous Power Dissipation (6)

Internally Limited

Junction Temperature (TJ-MAX)

150°C

Storage Temperature Range

-65°C to +150°C

Maximum Lead Temperature (Soldering) (7)

260°C

ESD Rating (8)

Human Body Model:

2 kV

(1)

All voltages are with respect to the potential at the GND pins.

(2)

Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under

which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed

performance limits and associated test conditions, see the Electrical Characteristics tables.

(3)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office / Distributors for

availability and specifications.

(4)

Battery/Charger voltage should be above 6V no more than 10% of the operational lifetime.

(5)

Voltage tolerance of LP3952 above 6.0V relies on fact that VDD1 and VDD2 (2.8V) are available (ON) at all conditions. If VDD1 and VDD2

are not available (ON) at all conditions, Texas Instruments does not guarantee any parameters or reliability for this device.

(6)

Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at TJ=160°C (typ.) and

disengages at TJ=140°C (typ.).

(7)

For detailed soldering specifications and information, please refer to Application Note AN1412 : DSBGA Wafer Level Chip Scale

Package

(8)

The Human body model is a 100 pF capacitor discharged through a 1.5 k

Ω resistor into each pin.

Operating Ratings

(1) (2)

V (SW, FB, R1-2, G1-2, B1-2)

0 to 6.0V

VDD1,2 with external LDO

2.7 to 5.5V

VDD1,2 with internal LDO

3.0 to 5.5V

VDDA

2.7 to 2.9V

(1)

Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under

which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed

performance limits and associated test conditions, see the Electrical Characteristics tables.

(2)

All voltages are with respect to the potential at the GND pins.

Submit Documentation Feedback

Product Folder Links: LP3952

LP3952RL/NOPB Datasheet(PDF) 3 Page - Texas Instruments

LP3952RL/NOPB Datasheet(HTML) 3 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL