Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

TMS570LS0232PZ Datasheet(PDF) 53 Page - Texas Instruments

Part # TMS570LS0232PZ
Description  16- and 32-Bit RISC Flash Microcontroller
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS570LS0232PZ Datasheet(HTML) 53 Page - Texas Instruments

Back Button TMS570LS0232PZ Datasheet HTML 49Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 50Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 51Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 52Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 53Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 54Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 55Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 56Page - Texas Instruments TMS570LS0232PZ Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 109 page
background image
TMS570LS0232
www.ti.com
SPNS242A – OCTOBER 2014 – REVISED JUNE 2015
The parity protection for peripheral RAMs is not enabled by default and must be enabled by the
application. Each individual peripheral contains control registers to enable the parity protection for
accesses to its RAM.
NOTE
The CPU read access gets the actual data from the peripheral. The application can choose
to generate an interrupt whenever a peripheral RAM parity error is detected.
6.14 On-Chip SRAM Initialization and Testing
6.14.1 On-Chip SRAM Self-Test Using PBIST
6.14.1.1 Features
•
Extensive instruction set to support various memory test algorithms
•
ROM-based algorithms allow the application to run TI production-level memory tests
•
Independent testing of all on-chip SRAM
6.14.1.2 PBIST RAM Groups
Table 6-22. PBIST RAM Grouping
TEST PATTERN (ALGORITHM)
MARCH 13N(1)
MARCH 13N(1)
TRIPLE READ
TRIPLE READ
TWO PORT
SINGLE PORT
MEMORY
RAM GROUP
TEST CLOCK
MEM TYPE
SLOW READ
FAST READ
(CYCLES)
(CYCLES)
ALGO MASK
ALGO MASK
ALGO MASK
ALGO MASK
0x1
0x2
0x4
0x8
PBIST_ROM
1
ROM CLK
ROM
X
X
STC_ROM
2
ROM CLK
ROM
X
X
DCAN1
3
VCLK
Dual Port
12720
DCAN2
4
VCLK
Dual Port
6480
RAM
6
HCLK
Single Port
133160
MIBSPI1
7
VCLK
Dual Port
33440
VIM
10
VCLK
Dual Port
12560
MIBADC
11
VCLK
Dual Port
4200
N2HET1
13
VCLK
Dual Port
25440
HTU1
14
VCLK
Dual Port
6480
(1)
There are several memory testing algorithms stored in the PBIST ROM. However, TI recommends the March13N algorithm for
application testing.
The PBIST ROM clock can be divided down from HCLK. The divider is selected by programming the
ROM_DIV field of the Memory Self-Test Global Control Register (MSTGCR) at address 0xFFFFFF58.
Copyright © 2014–2015, Texas Instruments Incorporated
System Information and Electrical Specifications
53
Submit Documentation Feedback
Product Folder Links: TMS570LS0232



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com