SST49LF080A datasheet(5/50 Pages) MICROCHIP

5 / 50 page

DS20005086B

11/14

8 Mbit LPC Flash

SST49LF080A

Data Sheet

Table 1: Pin Description

Symbol

Pin Name

Type1

Interface

Functions

LPC

A10-A0

Address

Inputs for low-order addresses during Read and Write operations.

Addresses are internally latched during a Write cycle. For the pro-

gramming interface, these addresses are latched by R/C# and share

the same pins as the high-order address inputs.

DQ7-DQ0 Data

I/O

To output data during Read cycles and receive input data during

Write cycles. Data is internally latched during a Write cycle. The out-

puts are in tri-state when OE# is high.

OE#

Output Enable

To gate the data output buffers.

WE#

Write Enable

To control the Write operations.

MODE

Interface

Mode Select

This pin determines which interface is operational. When held high,

programmer mode is enabled and when held low, LPC mode is

enabled. This pin must be setup at power-up or before return from

reset and not change during device operation. This pin must be held

high (VIH) for PP mode and low (VIL) for LPC mode.

INIT#

Initialize

This is the second reset pin for in-system use. This pin is inter-

nally combined with the RST# pin; If this pin or RST# pin is driven

low, identical operation is exhibited.

ID[3:0]

Identification

Inputs

These four pins are part of the mechanism that allows multiple parts to

be attached to the same bus. The strapping of these pins is used to

identify the component.The boot device must have ID[3:0]=0000 for all

subsequent devices should use sequential up-count strapping. These

pins are internally pulled-down with a resistor between 20-100 K



GPI[4:0]

General

Purpose

Inputs

These individual inputs can be used for additional board flexibility. The

state of these pins can be read through LPC registers. These inputs

should be at their desired state before the start of the PCI clock cycle dur-

ing which the read is attempted, and should remain in place until the end

of the Read cycle. Unused GPI pins must not be floated.

TBL#

Top Block

Lock

When low, prevents programming to the boot block sectors at top of

memory. When TBL# is high it disables hardware write protection for

the top block sectors. This pin cannot be left unconnected.

LAD[3:0] Address and

Data

I/O

To provide LPC control signals, as well as addresses and Command

Inputs/Outputs data.

LCLK

Clock

To provide a clock input to the control unit

LFRAME# Frame

To indicate start of a data transfer operation; also used to abort

an LPC cycle in progress.

RST#

Reset

To reset the operation of the device

WP#

Write Protect

When low, prevents programming to all but the highest addressable

blocks. When WP# is high it disables hardware write protection for

these blocks. This pin cannot be left unconnected.

R/C#

Row/Column

Select

Select for the Programming interface, this pin determines whether the address

pins are pointing to the row addresses, or to the column addresses.

RES

Reserved

These pins must be left unconnected.

VDD

Power Supply

PWR

To provide power supply (3.0-3.6V)

VSS

Ground

PWR

Circuit ground (0V reference)

CE#

Chip Enable

This signal must be asserted to select the device. When CE# is low,

the device is enabled. When CE# is high, the device is placed in low

power standby mode.

No Connection

Unconnected pins.

T1.0 25026

1. I=Input, O=Output

SST49LF080A Datasheet(PDF) 5 Page - Microchip Technology

SST49LF080A Datasheet(HTML) 5 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

Datasheet Download

Link URL