MB95F613K datasheet(58/110 Pages) CYPRESS

58 / 110 page

Document Number: 002-04698 Rev. *A

Page 58 of 110

PRELIMINARY

MB95610H Series

15.5.3 Port 5 registers

■ Port 5 register functions

■ Correspondence between registers and pins for port 5

15.5.4 Port 5 operations

■ Operation as an output port

❐ A pin becomes an output port if the bit in the DDR5 register corresponding to that pin is set to “1”.

❐ For a pin shared with other peripheral functions, disable the output of such peripheral functions.

❐ When a pin is used as an output port, it outputs the value of the PDR5 register to external pins.

❐ If data is written to the PDR5 register, the value is stored in the output latch and is output to the pin set as an output port as it is.

❐ Reading the PDR5 register returns the PDR5 register value.

■ Operation as an input port

❐ A pin becomes an input port if the bit in the DDR5 register corresponding to that pin is set to “0”.

❐ For a pin shared with other peripheral functions, disable the output of such peripheral functions.

❐ If data is written to the PDR5 register, the value is stored in the output latch but is not output to the pin set as an input port.

❐ Reading the PDR5 register returns the pin value. However, if the read-modify-write (RMW) type of instruction is used to read the

PDR5 register, the PDR5 register value is returned.

■ Operation as a peripheral function output pin

❐ A pin becomes a peripheral function output pin if the peripheral output function is enabled by setting the output enable bit of a

peripheral function corresponding to that pin.

❐ The pin value can be read from the PDR5 register even if the peripheral function output is enabled. Therefore, the output value

of a peripheral function can be read by the read operation on the PDR5 register. However, if the read-modify-write (RMW) type

of instruction is used to read the PDR5 register, the PDR5 register value is returned.

■ Operation as a peripheral function input pin

❐ To set a pin as an input port, set the bit in the DDR5 register corresponding to the input pin of a peripheral function to “0”.

❐ Reading the PDR5 register returns the pin value, regardless of whether the peripheral function uses that pin as its input pin.

However, if the read-modify-write (RMW) type of instruction is used to read the PDR5 register, the PDR5 register value is returned.

■ Operation at reset

If the CPU is reset, all bits in the DDR5 register are initialized to “0” and port input is enabled.

abbreviation

Data

Read

Read by read-modify-write

(RMW) instruction

Write

PDR5

Pin state is “L” level.

PDR5 value is “0”.

As output port, outputs “L” level.

Pin state is “H” level.

PDR5 value is “1”.

As output port, outputs “H” level.

DDR5

Port input enabled

Port output enabled

PUL5

Pull-up disabled

Pull-up enabled

Correspondence between related register bits and pins

Pin name

P52

P51

P50

PDR5

----

bit2

bit1

bit0

DDR5

PUL5

MB95F613K Datasheet(PDF) 58 Page - Cypress Semiconductor

MB95F613K Datasheet(HTML) 58 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL