| Electronic Components Datasheet Search |
|
MB91F577CSPMC Datasheet(PDF) 115 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
MB91F577CSPMC Datasheet(HTML) 115 Page - Cypress Semiconductor |
|
115 / 163 page ![]() Document Number: 002-04725 Rev.*A Page 115 of 163 MB91570 Series 13.4 AC Characteristics 13.4.1 Main Clock Timing (TA: Recommended operating conditions, VCC5 = 5.0V±10%, VSS = DVSS = AVSS = 0.0V) Parameter Symbol Pin name Conditio ns Value Unit Remarks Min Typ Max Source oscillation clock frequency FC X0,X1 – – 4 – MHz Source oscillation clock cycle time tCYL X0,X1 – – 250 – ns Internal operating clock cycle time* FCP – – 2 – 80 MHz CPU clock FCPP – – 2 – 40 MHz Peripheral bus clock FCPT – – 2 – 40 MHz External bus clock Internal operating clock cycle time* tCP – – 12.5 – 500 ns CPU clock tCPP – – 25 – 500 ns Peripheral bus clock tCPT – – 25 – 500 ns External bus clock CAN PLL jitter (when lock) tPJ – – -10 – +10 ns FCP = 80MHz (4MHz×Multiplied by 20) Built-in CR oscillation frequency FCCR – – 50 100 200 kHz *: The maximum / minimum value is defined when using the main clock and PLL clock. X0,X1 clock timing CAN PLL jitter Deviation time from the ideal clock is assured per cycle out of 20, 000 cycles. tCYL X0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |