Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MB91F577CSPMC Datasheet(PDF) 123 Page - Cypress Semiconductor

Part # MB91F577CSPMC
Description  32-bit RISC, load/store architecture, 5-stage pipeline
PDF  163 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB91F577CSPMC Datasheet(HTML) 123 Page - Cypress Semiconductor

Back Button MB91F577CSPMC Datasheet HTML 119Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 120Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 121Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 122Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 123Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 124Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 125Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 126Page - Cypress Semiconductor MB91F577CSPMC Datasheet HTML 127Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 163 page
background image
Document Number: 002-04725 Rev.*A
Page 123 of 163
MB91570 Series
Bit setting: SMR: MD2 = 0, SMR: MD1 = 1, SMR: MD0 = 0, SMR: SCINV = 1, SCR: SPI = 0
(TA: Recommended operating conditions, VCC5 = 5.0V±10%, VCCE = 5.0V±10%, VSS = AVSS = 0.0V)
Parameter
Symbol
Pin name
Conditions
Value
Unit
Remarks
Min
Max
Serial clock cycle time
tSCYC
SCK0, SCK1,
SCK8, SCK9
4tCPP
ns
Internal shift clock mode:
CL = 50pF (When drive capability is
2mA or more.)
CL = 20pF(When drive capability is
1mA)
SCK
↑ →
SOT delay time
tSHOVI
SCK0, SCK1,
SCK8, SCK9,
SOT0, SOT1,
SOT8, SOT9
-30
+30
ns
Valid SIN
SCK
↓setup time
tIVSLI
SCK0, SCK1,
SCK8, SCK9,
SIN0, SIN1,
SIN8, SIN9
34
ns
SCK
↓ →
Valid SIN hold time
tSLIXI
0
ns
Serial clock "H" pulse width
tSHSL
SCK0, SCK1,
SCK8, SCK9
tCPP+10
ns
External shift clock mode:
CL = 50pF (When drive capability is
2mA or more.)
CL = 20pF(When drive capability is
1mA)
Serial clock "L"pulse width
tSLSH
2tCPP-10
ns
SCK
↑ →
SOT delay time
tSHOVE
SCK0, SCK1,
SCK8, SCK9,
SOT0, SOT1,
SOT8, SOT9
33
ns
Valid SIN
SCK
↓setup time
tIVSLE
SCK0, SCK1,
SCK8, SCK9,
SIN0, SIN1,
SIN8, SIN9
10
ns
SCK
↓ →
Valid SIN hold time
tSLIXE
20
ns
SCK fall time
tF
SCK0, SCK1,
SCK8, SCK9
5
ns
SCK rise time
tR
SCK0, SCK1,
SCK8, SCK9
5
ns
Notes:
• AC characteristic in CLK synchronized mode.
• CL is the load capacitance applied to pins during testing.
• The maximum baud rate is limited by the internal operation clock used and other parameters.
Refer to Hardware Manual for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com