STM8L101X2 datasheet(41/88 Pages) STMICROELECTRONICS

41 / 88 page

DocID15275 Rev 16

41/88

STM8L101x1 STM8L101x2 STM8L101x3

Electrical parameters

9.3.2

Power-up / power-down operating conditions

9.3.3

Supply current characteristics

Total current consumption

The MCU is placed under the following conditions:

•

All I/O pins in input mode with a static value at VDD or VSS (no load)

•

All peripherals are disabled except if explicitly mentioned.

Subject to general operating conditions for VDD and TA.

Table 17. Operating conditions at power-up / power-down

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

tVDD

VDD rise time rate

1300

µs/V

tTEMP

Reset release delay

VDD rising

VPOR(1)(2)

1. Guaranteed by characterization results.

2. Correct device reset during power on sequence is guaranteed when tVDD[max] is respected. External reset

circuit is recommended to ensure correct device reset during power down, when VPDR < VDD < VDD[min].

Power on reset

threshold

1.35

1.65(3)

3. Tested in production.

VPDR(1)(2)

Power down reset

threshold

1.40

1.60

STM8L101x2 Datasheet(PDF) 41 Page - STMicroelectronics

STM8L101x2 Datasheet(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL