9SQL4954BNLGI datasheet(11/20 Pages) IDT

11 / 20 page

DECEMBER 12, 2016

4-OUTPUT CK420BQ DERIVATIVE

9SQL4954 DATASHEET

General SMBus Serial Interface Information

How to Write

• Controller (host) sends a start bit

• Controller (host) sends the write address

• IDT clock will acknowledge

• Controller (host) sends the beginning byte location = N

• IDT clock will acknowledge

• Controller (host) sends the byte count = X

• IDT clock will acknowledge

• Controller (host) starts sending Byte N through Byte

N+X-1

• IDT clock will acknowledge each byte one at a time

• Controller (host) sends a Stop bit

Note: SMBus Read/Write Address is Latched on SADR

pin.

How to Read

• Controller (host) will send a start bit

• Controller (host) sends the write address

• IDT clock will acknowledge

• Controller (host) sends the beginning byte location = N

• IDT clock will acknowledge

• Controller (host) will send a separate start bit

• Controller (host) sends the read address

• IDT clock will acknowledge

• IDT clock will send the data byte count = X

• IDT clock sends Byte N+X-1

• IDT clock sends Byte 0 through Byte X (if X(H) was

written to Byte 8)

• Controller (host) will need to acknowledge each byte

• Controller (host) will send a not acknowledge bit

• Controller (host) will send a stop bit

Index Block Write Operation

Controller (Host)

IDT (Slave/Receiver)

TstarT bit

Slave Address

WRite

ACK

Beginning Byte = N

ACK

Data Byte Count = X

ACK

Beginning Byte N

ACK

Byte N + X - 1

ACK

PstoP bit

Index Block Read Operation

Controller (Host)

IDT (Slave/Receiver)

TstarT bit

Slave Address

WRite

ACK

Beginning Byte = N

ACK

Repeat starT

Slave Address

ReaD

ACK

Data Byte Count=X

ACK

Beginning Byte N

ACK

Byte N + X - 1

Not acknowledge

PstoP bit

9SQL4954BNLGI Datasheet(PDF) 11 Page - Integrated Device Technology

9SQL4954BNLGI Datasheet(HTML) 11 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL