| Electronic Components Datasheet Search |
|
ST6240B Datasheet(PDF) 46 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6240B Datasheet(HTML) 46 Page - STMicroelectronics |
|
46 / 76 page ![]() 46/76 ST62T40B/E40B 4.4 SERIAL PERIPHERAL INTERFACE (SPI) The on-chip SPI is an optimized serial synchro- nous interface that supports a wide range of indus- try standard SPI specifications. The on-chip SPI is controlled by small and simple user software to perform serial data exchange. The serial shift clock can be implemented either by software (us- ing the bit-set and bit-reset instructions), with the on-chip Timer 1 by externally connecting the SPI clock pin to the timer pin or by directly applying an external clock to the Scl line. The peripheral is composed by an 8-bit Data/shift Register and a 4-bit binary counter while the Sin pin is the serial shift input and Sout is the serial shift output. These two lines can be tied together to implement two wires protocols (I²C-bus, etc). When data is serialized, the MSB is the first bit. Sin has to be programmed as input. For serial output operation Sout has to be programmed as open- drain output. The SCL, Sin and Sout SPI clock and data signals are connected to 3 I/O lines on the same external pins. With these 3 lines, the SPI can operate in the following operating modes: Software SPI, S-BUS, I²C-bus and as a standard serial I/O (clock, data, enable). An interrupt request can be generated af- ter eight clock pulses. Figure 25 shows the SPI block diagram. The SCL line clocks, on the falling edge, the shift register and the counter. To allow SPI operation in slave mode, the SCL pin must be programmed as input and an external clock must be supplied to this pin to drive the SPI peripheral. In master mode, SCL is programmed as output, a clock signal must be generated by software to set and reset the port line. Figure 25. SPI Block Diagram Set Res CLK RESET 4-Bit Counter (Q4=High after Clock8) Data Reg Direction I/O Port 8-Bit Data Shift Register Reset Load DOUT Output Enable 8-Bit Tristate Data I/O RESET I/O Port I/O Port CP CP DIN D0............................D7 to Processor Data Bus Q4 Q4 OPR Reg. DIN SCL Sin Sout SPI Interrupt Disable Register SPI Data Register Data Reg Direction Data Reg Direction DOUT Write Read 0 1 Interrupt VR01504 618 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |