| Electronic Components Datasheet Search |
|
WM8971LEFL/R Datasheet(PDF) 38 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8971LEFL/R Datasheet(HTML) 38 Page - Wolfson Microelectronics plc |
|
38 / 56 page ![]() WM8971L Advanced Information w AI Rev 3.0 March 2004 38 In DSP mode, the left channel MSB is available on either the 1 st (mode B) or 2nd (mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRCLK. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. LEFT CHANNEL RIGHT CHANNEL DACLRC/ ADCLRC BCLK DACDAT/ ADCDAT n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 1 BCLK Input Word Length (WL) 1/fs Figure 19 DSP Mode Audio Interface (mode A, LRP=0) LEFT CHANNEL RIGHT CHANNEL DACLRC/ ADCLRC BCLK DACDAT/ ADCDAT n 3 2 1 n-2 n-1 LSB MSB n 3 2 1 n-2 n-1 1 BCLK Input Word Length (WL) 1/fs Figure 20 DSP Mode Audio Interface (mode B, LRP=1) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |