Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AD6650PCB Datasheet(PDF) 6 Page - Analog Devices

Part # AD6650PCB
Description  Diversity IF to Baseband GSM/EDGE Narrowband Receiver
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD6650PCB Datasheet(HTML) 6 Page - Analog Devices

Back Button AD6650PCB Datasheet HTML 2Page - Analog Devices AD6650PCB Datasheet HTML 3Page - Analog Devices AD6650PCB Datasheet HTML 4Page - Analog Devices AD6650PCB Datasheet HTML 5Page - Analog Devices AD6650PCB Datasheet HTML 6Page - Analog Devices AD6650PCB Datasheet HTML 7Page - Analog Devices AD6650PCB Datasheet HTML 8Page - Analog Devices AD6650PCB Datasheet HTML 9Page - Analog Devices AD6650PCB Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
Preliminary Technical Data
AD6650
REV. PrJ 02/27/2003
6
GENERAL TIMING CHARACTERISTICS
Parameter (Conditions)
Temp
Test
Level
Min
AD6650
Typ
Max
Units
CLK Timing Requirements:
tCLK
CLK Period
Full
I
9.6
ns
tCLKL
CLK Width Low
Full
IV
0.5 x tCLK
ns
tCLKH
CLK Width High
Full
IV
0.5 x tCLK
ns
/RESET Timing Requirements:
tRESL
/RESET Width Low
Full
IV
30
ns
SYNC Timing Requirements:
tSS
SYNC to
↑CLK Setup Time
Full
IV
ns
tHS
SYNC to
↑CLK Hold Time
Full
IV
ns
Master Mode Serial Port Timing Requirements (SBM=1):
Switching Characteristics2
tDSCLK1
↑CLK to ↑SCLK Delay (divide by 1)
Full
IV
3.9
13.4
ns
tDSCLKH
↑CLK to ↑SCLK Delay (for any other divisor)
Full
IV
4.4
14.0
ns
tDSCLKL
↑CLK to ↓SCLK Delay (divide by 2 or even #)
Full
IV
3.25
6.7
ns
tDSCLKLL
↓CLK to ↓SCLK Delay (divide by 3 or odd #)
Full
IV
3.8
6.9
ns
tDSDFS
↑SCLK to SDFS Delay
Full
IV
3.02
ns
tDSDO
↑SCLK to SDO Delay
Full
IV
2.7
ns
tDSD1
↑SCLK to SD1 Delay
Full
IV
2.6
ns
tDSDR
↑SCLK to DR Delay
Full
IV
2.7
ns
Slave Mode Serial Port Timing Requirements (SBM=0):
Switching Characteristics2
tSCLK
SCLK Period
Full
IV
16.0
ns
tSCLKL
SCLK low time (when SDIV=1, divide by 1)
Full
IV
5.0
ns
tSCLKH
SCLK high time (when SDIV=1, divide by 1)
Full
IV
5.0
ns
tDSDO
↑SCLK to SDO Delay
Full
IV
6.8
ns
tDSD1
↑SCLK to SD1 Delay
Full
IV
6.8
ns
t DSDR
↑SCLK to DR Delay
Full
IV
6.9
ns
Input Characteristics
tSSF
SDFS to
↑SCLK Setup Time
Full
IV
2.6
ns
tHSF
SDFS to
↑SCLK Hold Time
Full
IV
-1.15
ns
1All Timing Specifications valid over VDD range of 3.0V to 3.6V and VDDIO range of 3.0V to 3.6V.
2The timing parameters for SCLK, SDFS, SDO0, SDO1, and DR apply to both channels (0, 1). The Slave serial port’s (SCLK)
operating frequency is limited to 52 MHz.
3Specification pertains to control signals: RW, (/WR), /DS, (/RD), /CS
4(CLOAD=40pF on all outputs unless otherwise specified)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com