MT9V115D00STCK22EC1-200 datasheet(3/36 Pages) ONSEMI

3 / 36 page

MT9V115

www.onsemi.com

Sensor Core

The MT9V115 has a color image sensor with a Bayer

color filter arrangement and a VGA active-pixel array with

electronic rolling shutter (ERS). The sensor core readout is

10 bits. The sensor core also supports separate analog and

digital gain for all four color channels (R, Gr, Gb, B).

Image Flow Processor (IFP)

The advanced IFP features and flexible programmability

of the MT9V115 can enhance and optimize the image sensor

performance. Built-in optimization algorithms enable the

MT9V115 to operate with factory settings as a fully

automatic and highly adaptable system-on-a-chip (SOC) for

most camera systems.

These algorithms include shading correction, defect

correction, color interpolation, edge detection, color

correction, aperture correction, and image formatting with

cropping and scaling.

Microcontroller Unit (MCU)

The MCU communicates with all functional blocks by

way of an internal ON Semiconductor proprietary bus

interface. The MCU firmware executes the automatic

control algorithms for exposure and white balance.

System Control

The MT9V115 has a phase-locked loop (PLL) oscillator

that can generate the internal sensor clock from the common

system clock. The PLL adjusts the incoming clock

frequency up, allowing the MT9V115 to run at almost any

desired resolution and frame rate within the sensor’s

capabilities.

Low-power consumption is a very important requirement

for all components of wireless devices. The MT9V115

provides power-conserving features, including an internal

soft standby mode and a hard standby mode.

A two-wire serial interface bus enables read and write

access to the MT9V115’s internal registers and variables.

The internal registers control the sensor core, the color

pipeline flow, the output interface, auto white balance

(AWB) and auto exposure (AE).

Output Interface

The output interface block can select either raw data or

processed data. Image data is provided to the host system by

an 8-bit parallel port (up to 22MB/sec) or by a serial MIPI

port (up tp 176 Mbps with 8-bit and 10-bit support). The

parallel output port provides 8-bit YCbCr, YUV, 565 RGB,

BT656, processed Bayer data or extended 10-bit Bayer data

achieved using 8+2 format.

MT9V115D00STCK22EC1-200 Datasheet(PDF) 3 Page - ON Semiconductor

MT9V115D00STCK22EC1-200 Datasheet(HTML) 3 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL