M25P64-VMF6TP datasheet(5/38 Pages) STMICROELECTRONICS

5 / 38 page

5/38

M25P64

SUMMARY DESCRIPTION

The M25P64 is a 64Mbit (8M x 8) Serial Flash

Memory, with advanced write protection mecha-

nisms, accessed by a high speed SPI-compatible

bus.

The memory can be programmed 1 to 256 bytes at

a time, using the Page Program instruction.

The memory is organized as 128 sectors, each

containing 256 pages. Each page is 256 bytes

wide. Thus, the whole memory can be viewed as

consisting of 32768 pages, or 8388608 bytes.

The whole memory can be erased using the Bulk

Erase instruction, or a sector at a time, using the

Sector Erase instruction.

Figure 2. Logic Diagram

Table 1. Signal Names

Figure 3. VDFPN Connections

Note: 1. There is an exposed die paddle on the underside of the

MLP8 package. This is pulled, internally, to VSS, and

must not be allowed to be connected to any other voltage

or signal line on the PCB.

2. See PACKAGE MECHANICAL section for package di-

mensions, and how to identify pin-1.

Figure 4. SO Connections

Note: 1. DU = Don’t Use

2. See PACKAGE MECHANICAL section for package di-

mensions, and how to identify pin-1.

Serial Clock

Serial Data Input

Serial Data Output

Chip Select

Write Protect

HOLD

Hold

VCC

Supply Voltage

VSS

Ground

AI07485

VCC

M25P64

HOLD

VSS

AI08595

VSS

HOLD

SVCC

M25P64

AI07486b

VCC

HOLD

M25P64

VSS

M25P64-VMF6TP Datasheet(PDF) 5 Page - STMicroelectronics

M25P64-VMF6TP Datasheet(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL