Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

PEX8764 Datasheet(PDF) 2 Page - PLX Technology

Part # PEX8764
Description  PCI Express Gen3 Switch, 64 Lanes, 16 Ports
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PLX [PLX Technology]
Direct Link  http://www.plxtech.com
Logo PLX - PLX Technology

PEX8764 Datasheet(HTML) 2 Page - PLX Technology

  PEX8764 Datasheet HTML 1Page - PLX Technology PEX8764 Datasheet HTML 2Page - PLX Technology PEX8764 Datasheet HTML 3Page - PLX Technology PEX8764 Datasheet HTML 4Page - PLX Technology PEX8764 Datasheet HTML 5Page - PLX Technology  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
PEX8764, PCI Express Gen3 Switch, 64 Lanes, 16 Ports
© PLX Technology, www.plxtech.com
Page 2 of 5
07Oct13; v1.3
The PEX8764 also
provides several ways to
configure its registers. The
device can be configured
through strapping pins, I2C
interface
, host software,
or an optional serial
EEPROM. This allows for
easy debug during the
development phase,
performance monitoring
during the operation
phase, and driver or software upgrade.
Dual-Host & Failover Support
In Single-Host mode, the PEX8764 supports a Non-
Transparent (NT) Port,
which enables the
implementation of dual-host
systems
for redundancy and
host failover capability. The NT
port allows systems to isolate
host memory domains by
presenting the processor
subsystem as an endpoint rather
than another memory system.
Base address registers are used
to translate addresses; doorbell
registers are used to send
interrupts between the address domains; and scratchpad
registers (accessible by both CPUs) allow inter-
processor communication (see Figure 3).
Multi-Host & Failover Support
In Multi-Host mode, PEX8764 can be configured with
up to four upstream host ports, each with its own
dedicated downstream ports. The device can be
configured for 1+1 redundancy or N+1 redundancy. The
PEX8764 allows the hosts to communicate their status to
each other via special door-bell registers. In failover
mode, if a host fails, the host designated for failover will
disable the upstream port attached to the failing host and
program the downstream ports of that host to its own
domain. Figure 4a shows a two host system in Multi-
Host mode with two virtual switches inside the device
and Figure 4b shows Host 1 disabled after failure and
Host 2 having taken over all of Host 1’s end-points.
Hot-Plug for High Availability
Hot-Plug capability allows users to replace hardware
modules and perform maintenance without powering
down the system. The PEX8764 hot-plug capability
feature makes it suitable for High Availability (HA)
applications
. One downstream port includes a Standard
Hot-Plug Controller. If the PEX8764 is used in an
application where one or more of its downstream ports
connect to PCI Express slots, each port’s Hot-Plug
Controller can be used to manage the hot-plug event of
its associated slot. Every port on the PEX8764 is
equipped with a hot-plug control/status register to
support hot-plug capability through external logic via the
I2C interface.
SerDes Power and Signal Management
The PEX8764 supports software control of the SerDes
outputs to allow optimization of power and signal
strength in a system. The PLX SerDes implementation
supports four levels of power – off, low, typical, and
high. The SerDes block also supports loop-back modes
and advanced reporting of error conditions, which
enables efficient management of the entire system.
Interoperability
The PEX8764 is designed to be fully compliant with the
PCI Express Base Specification r3.0, and is backwards
compatible to PCI Express Base Specification r1.1 and
r1.0a. Additionally, it supports auto-negotiation, lane
reversal
, and polarity reversal. Furthermore, the
PEX8764 is tested for Microsoft Windows Logo
compliance. All PLX switches undergo thorough
interoperability testing in PLX’s Interoperability Lab
and compliance testing at the PCI-SIG plug-fest.
performancePAK
TM
Exclusive to PLX, performancePAK is a suite of unique
and innovative performance features which allows
PLX’s Gen 3 switches to be the highest performing Gen
3 switches in the market today. The performancePAK
features consists of Multicast, and Dynamic Buffer Pool.



Html Pages

1 2 3 4 5


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com