LFEC datasheet(3/117 Pages) LATTICE

3 / 117 page

1-2

Introduction

Lattice Semiconductor

LatticeECP/EC Family Data Sheet

Introduction

The LatticeECP/EC family of FPGA devices has been optimized to deliver mainstream FPGA features at low cost.

For maximum performance and value, the LatticeECP (EConomy Plus) FPGA concept combines an efﬁcient FPGA

fabric with high-speed dedicated functions. Lattice’s ﬁrst family to implement this approach is the LatticeECP-DSP

(EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC™ (ECon-

omy) family supports all the general purpose features of LatticeECP devices without dedicated function blocks to

achieve lower cost solutions.

The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical

FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.

Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-

alent in cost-sensitive applications.

The ispLEVER

® design tool from Lattice allows large complex designs to be efﬁciently implemented using the Latti-

ceECP/EC family of FPGA devices. Synthesis library support for LatticeECP/EC is available for popular logic syn-

thesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its ﬂoor planning

tools to place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the

routing and back-annotates it into the design for timing veriﬁcation.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeECP/EC

family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their

design, increasing their productivity.

LFEC Datasheet(PDF) 3 Page - Lattice Semiconductor