Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STM8S Datasheet(PDF) 272 Page - STMicroelectronics

Part # STM8S
Description  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S Datasheet(HTML) 272 Page - STMicroelectronics

Back Button STM8S Datasheet HTML 268Page - STMicroelectronics STM8S Datasheet HTML 269Page - STMicroelectronics STM8S Datasheet HTML 270Page - STMicroelectronics STM8S Datasheet HTML 271Page - STMicroelectronics STM8S Datasheet HTML 272Page - STMicroelectronics STM8S Datasheet HTML 273Page - STMicroelectronics STM8S Datasheet HTML 274Page - STMicroelectronics STM8S Datasheet HTML 275Page - STMicroelectronics STM8S Datasheet HTML 276Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 467 page
background image
Serial peripheral interface (SPI)
RM0016
272/467
DocID14587 Rev 14
Transmit-only procedure (BDM = 0 RXONLY = 0)
In this mode, the procedure can be reduced as described below and the BSY bit can be
used to wait until the effective completion of the transmission (see Figure 94 and Figure 95):
1.
Enable the SPI by setting the SPE bit
2.
Write the first data to send in the SPI_DR register (this clears the TXE bit).
3.
Wait until TXE = 1 and write the next data to be transmitted. Repeat this step for each
data to be transmitted.
4.
After writing the last data in the SPI_DR register, wait until TXE = 1 and then wait until
BSY=0 which indicates that the transmission of the last data is complete.
This procedure can be also implemented using dedicated interrupt subroutines launched at
each rising edge of TXE flag.
Note:
1
In master mode, during discontinuous communications, there is a 2 CPU clock period delay
between the write operation to SPI_DR and the BSY bit setting. As a consequence, in
transmit-only mode, it is mandatory to wait first until TXE is set and then until BSY is reset
after having written the last data.
2
After transmitting two data in transmit-only mode, the OVR flag is set in the SPI_SR register
since the received data are never read.
Figure 96. TXE/BSY in master transmit-only mode
(BDM = 0 and RXONLY = 0). Case of continuous transfers



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com