ASM2P3805DG-20-DR datasheet(2/12 Pages) ALSC

Part #	ASM2P3805DG-20-DR

Description	3.3V CMOS Dual 1-To-5 Clock Driver

PDF	12 Pages

Scroll/Zoom	100%

Manufacturer	ALSC [Alliance Semiconductor Corporation]

Direct Link	https://www.alliancememory.com

Logo

2 / 12 page

June 2005

ASM2P3805X

rev 0.2

3.3V CMOS Dual 1-To-5 Clock Driver

2 of 12

Notice: The information in this document is subject to change without notice.

Pin Description

Pin #

Pin Names

Description

9,12

¯¯ A, OE

¯¯ B

3-State Output Enable Inputs (Active LOW)

10,11

INA, INB

Clock Inputs

2,3,4,6,7

OA1-OA5

Clock Outputs from Bank A

19,18,17,15,14

OB1-OB5

Clock Outputs from Bank B

VCCA

Power supply for Bank A

VCCB

Power supply for Bank B

GNDA

Ground for Bank A

GNDB

Ground for Bank B

GNDQ

Ground

MON

Monitor Output

Function Table

Inputs

Outputs

¯¯ A, OE

¯¯ B

INA, INB

OAn, OBn

MON

Note: 1 H = HIGH; L = LOW; Z = High-Impedance

Capacitance (T

A = +25°C, f = 1.0MHz)

Symbol

Parameter

Conditions

Typ

Max

Unit

CIN

Input Capacitance

VIN= 0V

COUT

Output Capacitance

VOUT = 0V

—

Note: 1 This parameter is measured at characterization but not tested.

ASM2P3805DG-20-DR Datasheet(PDF) 2 Page - Alliance Semiconductor Corporation

ASM2P3805DG-20-DR Datasheet(HTML) 2 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL