| Electronic Components Datasheet Search |
|
L6986ITR Datasheet(PDF) 34 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6986ITR Datasheet(HTML) 34 Page - STMicroelectronics |
|
34 / 60 page ![]() Figure 40. Slave-to-master mode transition The external master can force a latched SLAVE mode driving the SYNCH pin low at power-up, before the soft-start begins the switching activity. So the oscillator frequency is 250 kHz typ. fixed until a new UVLO event is triggered regardless FSW resistor value, that otherwise counts to design the slope compensation. The same considerations above are also valid. The master driving capability must be able to provide the proper signal levels at the SYNCH pin (see section 3): • Low level < VSYN THL = 0.7 V sinking 5 mA • High level > VSYN THH = 1.2 V sourcing 0.7 mA Figure 41. Master driving capability to synchronize the L6986I L6986I Synchronization DS13647 - Rev 1 page 34/60 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |