ST25R3918 datasheet(45/142 Pages) STMICROELECTRONICS

45 / 142 page

DS13490 Rev 1

45/142

ST25R3918

Application information

141

Writing data to addressable registers (Write mode)

Figure 10 and Figure 11 show cases of writing, respectively, a single byte and multiple bytes

with auto-incrementing address. After the SPI operation mode bits, the address of register to

be written is provided. Then one or more data bytes are transferred from the SPI, always

MSB to LSB. The data byte is written in register on falling edge of its last clock. If the register

on the defined address does not exist or it is a read only register no write is performed.

Table 9. SPI operation modes

Mode

Pattern (communication bits)

Related data

Mode

Trailer

M1 M0 C5 C4 C3 C2 C1 C0

A0 Data byte (or more bytes in case of

auto-incrementing)

FIFO load

10000

000

One or more bytes of FIFO data

PT_memory load

A-config

10100

000

Passive target memory, locations from 0 on.

PT_memory load

F-config

10101

000

Passive target memory, locations from 15 on.

PT_memory load

TSN data

10101

100

Passive target memory, locations from 36 on.

The additional address allows reload of the

TSN random numbers without rewriting the

whole PT_memory

PT_memory read

10111

111

Passive target memory, locations from 0 on.

A 0 byte is presented to the passive target

memory to support reading at all SPI speeds.

FIFO read

One or more bytes of FIFO data

Direct command

C5 C4C3 C2C1C0

ST25R3918 Datasheet(PDF) 45 Page - STMicroelectronics

ST25R3918 Datasheet(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL