Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

HMC1126ACEZ-R7 Datasheet(PDF) 6 Page - Analog Devices

Part # HMC1126ACEZ-R7
Description  GaAs, pHEMT, Low Noise Amplifier, 400 MHz to 52 GHz
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

HMC1126ACEZ-R7 Datasheet(HTML) 6 Page - Analog Devices

Back Button HMC1126ACEZ-R7 Datasheet HTML 2Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 3Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 4Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 5Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 6Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 7Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 8Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 9Page - Analog Devices HMC1126ACEZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
HMC1126ACEZ
Data Sheet
Rev. 0 | Page 6 of 21
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
2
1
3
4
5
6
18
17
16
15
14
13
GND
GND
RFIN
GND
GND
GND
GND
GND
GND
RFOUT
GND
GND
NOTES
1. EXPOSED PAD. CONNECT THE EXPOSED PAD
TO A GROUND PLANE WITH LOW THERMAL
AND ELECTRICAL IMPEDENCE.
HMC1126ACEZ
TOP VIEW
(Not to Scale)
Figure 2. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 2, 3, 5, 6, 7, 9, 11 to 15,
17, 18, 19, 21 to 24
GND
Ground. All the ground pins must be connected to a low impedance ground plane. See Figure 7 for
the interface schematic.
4
RFIN
RF Input. RFIN is ac-coupled and matched to 50 Ω. See Figure 3 for the interface schematic.
8
VGG1
Gate Control 1 for the Amplifier. Adjust VGG1 to achieve IDQ = 85 mA. See Figure 6 for the interface
schematic.
10
VGG2
Gate Control 2 for the Amplifier. For nominal operation, apply 1 V to VGG2. See Figure 5 for the
interface schematic.
16
RFOUT
RF Output. RFOUT is ac-coupled and matched to 50 Ω. See Figure 4 for the interface schematic.
20
VDD
Drain Supply Voltage with Integrated RF Choke. Connect the dc bias to VDD to provide IDQ. See Figure 4
for the interface schematic.
EPAD
Exposed Pad. Connect the exposed pad to a ground plane with low thermal and electrical
impedance.
INTERFACE SCHEMATICS
RFIN
Figure 3. RFIN Interface Schematic
RFOUT
VDD
Figure 4. VDD and RFOUT Interface Schematic
VGG2
Figure 5. VGG2 Interface Schematic
VGG1
Figure 6. VGG1 Interface Schematic
GND
Figure 7. GND Interface Schematic



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com