Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

M66238FP Datasheet(PDF) 7 Page - Mitsubishi Electric Semiconductor

Part # M66238FP
Description  STANDARD CLOCK GENERATOR WITH PLL FREQUENCY SYNTHESIZER
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITSUBISHI [Mitsubishi Electric Semiconductor]
Direct Link  http://www.mitsubishichips.com
Logo MITSUBISHI - Mitsubishi Electric Semiconductor

M66238FP Datasheet(HTML) 7 Page - Mitsubishi Electric Semiconductor

Back Button M66238FP Datasheet HTML 3Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 4Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 5Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 6Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 7Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 8Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 9Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 10Page - Mitsubishi Electric Semiconductor M66238FP Datasheet HTML 11Page - Mitsubishi Electric Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
7
MITSUBISHI
〈DIGITAL ASSP〉
M66238FP
STANDARD CLOCK GENERATOR WITH PLL FREQUENCY SYNTHESIZER
2. Sync clock spike removal mode upon occurrence of
trigger
When address (A1, A0)=(1, 0) and data (D6, D5, D4, D3, D2,
D1, D0)=(0, 1, 1, 0, 1, 0, 0), CKO with the first rise after oc-
currence of a trigger is output and then CKO stops.
However, this mode is not available when D1=1 in trigger
edge setting. Set a wide TR so that TR sync edge is entered
200ns or more after CKO stops.
1) 200ns or more required
2) Note: tss (CKO, CKOB, PULSE) is defined by input clock
width "L" +
α. In addition, the value of α denotes IC internal
delay, and the values of
α and tss are definite unless tem-
perature, Vcc, etc. are changed, and tss variations at that
time is defined as
∆t (sync accuracy: jitter).
CKO/PLLO output frequency range
The M66238 requires an internal VCO oscillator frequency of
25MHz to 50MHz.
Settings of dividing ratio K of 12-bit divider and dividing ratio
N of 15-bit counter are required in order to determine the in-
ternal VCO oscillator frequency. The relation between the
settings and the internal VCO oscillator frequency is shown
below.
Oscillator frequency
3) Note: Setting of fin/K
≥100kHz is recommended in consid-
eration of the frequency accuracy characteristics of PLL out-
put.
Therefore, set the division ratio K of the 12 bit divider and the
division ratio N of the 15 bit counter to meet the following con-
ditions:
25MHz
≤fvco≤50MHz
In addition, for PLLO and CKO, setting the division ratios of
the sync/division circuit (synchronous clock generating area)
to 1/1, 1/2, 1/4, 1/8, 1/16, 1/32 will allow the frequencies of
0.78Hz - 50MHz to be accommodated.
fin
× N
fVCO =
(MHz)
K
K=
∑ (Dk × 2k)
k = 0
N=
∑ (Dn × 2n–12)
n = 12
11
26
TR
tw(TR)
1st
tss(CKO)
200ns or more required
tss(CKOB)
tss(PULSE)
tw(PULSE)
∆t
∆t
∆t
CKO
CKOB
PULSE



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com