L99ASC03G datasheet(35/70 Pages) STMICROELECTRONICS

35 / 70 page

DocID029080 Rev 2

35/70

L99ASC03G

Electrical specifications

VDDso,max

Maximum VDD output voltage

at regulator turn-on

CCER = 680 nF; CELE =47 µF;

I(VDD) = 10 mA. Internal soft-

start function

5.3

PSRR(1)

Power supply rejection ratio

(specified by design)

Vr =0.5 Vpp; fr =100 Hz;

CCER = 680 nF

1. Guaranteed by design.

Table 14. Voltage regulator VDD (continued)

Symbol

Parameter

Test condition

Min.

Typ.

Max.

Unit

Table 15. NRES reset output (VDD supervision), NINT

Symbol

Parameter

Test condition

Min.

Typ.

Max.

Unit

VRT1

VDD reset threshold 1

VDD increasing; VDD_VTH = 0

3.55

3.7

3.85

VDD decreasing; VDD_VTH = 0 3.15

3.3

3.45

VRT1H

VDD reset threshold 1

hysteresis

0.4

VRT2

VDD reset threshold 2

VDD increasing; VDD_VTH = 1

4.45

4.65

4.8

VVDD decreasing;

VDD_VTH =1

4.4

4.6

4.75

VRT2H

VDD reset threshold 2

hysteresis

0.06

VRESETL NRES pin low output voltage VDD >1V; IRESET =1mA

0.2

0.4

RRESET

NRES pull up internal

resistor

110

204



tRR

NRES reaction time

At ILOAD = 1 mA

µs

tRP

NRES pulse time

1.7

3.5

tVDDoff VDD turn-off time

200

tVDDUV VDD undervoltage filter time

µs

tNINT

NINT pulse time

µs

Table 16. Watchdog

Symbol

Parameter

Test condition

Min.

Typ.

Max.

Unit

tLOW

Long open window

tCW

Closed window

2.6

4.7

tWDP

Watchdog period

L99ASC03G Datasheet(PDF) 35 Page - STMicroelectronics

L99ASC03G Datasheet(HTML) 35 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL