Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

LSM6DSTX Datasheet(PDF) 83 Page - STMicroelectronics

Part # LSM6DSTX
Description  iNEMO inertial module: always-on 3-axis accelerometer and 3-axis gyroscope with embedded machine learning core
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LSM6DSTX Datasheet(HTML) 83 Page - STMicroelectronics

Back Button LSM6DSTX Datasheet HTML 79Page - STMicroelectronics LSM6DSTX Datasheet HTML 80Page - STMicroelectronics LSM6DSTX Datasheet HTML 81Page - STMicroelectronics LSM6DSTX Datasheet HTML 82Page - STMicroelectronics LSM6DSTX Datasheet HTML 83Page - STMicroelectronics LSM6DSTX Datasheet HTML 84Page - STMicroelectronics LSM6DSTX Datasheet HTML 85Page - STMicroelectronics LSM6DSTX Datasheet HTML 86Page - STMicroelectronics LSM6DSTX Datasheet HTML 87Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 175 page
background image
9.59
I3C_BUS_AVB (62h)
I3C_BUS_AVB register (R/W)
Table 159. I3C_BUS_AVB register
0 (1)
IBI_RST_
ACK
0(1)
I3C_Bus_Avb
_Sel1
I3C_Bus_Avb
_Sel0
0(1)
0(1)
PD_DIS_
INT1
1. This bit must be set to 0 for the correct operation of the device.
Table 160. I3C_BUS_AVB register description
IBI_RST_ACK
When this bit is set to 1, the IBI is reset with master acknowledge.
When this bit is set to 0, the IBI is reset when the interrupt is served (reading output data or the
interrupt source registers).
I3C_Bus_Avb_Sel[1:0]
These bits are used to select the bus available time when the I3C IBI is used.
Default value: 00
(00: bus available time equal to 50 μsec (default);
01: bus available time equal to 2 μsec;
10: bus available time equal to 1 msec;
11: bus available time equal to 25 msec)
PD_DIS_INT1
This bit allows disabling the INT1 pull-down.
(0: pull-down on INT1 enabled (pull-down is effectively connected only when no interrupts are routed
to the INT1 pin or when I3C dynamic address is assigned);
1: pull-down on INT1 disabled (pull-down not connected)
9.60
INTERNAL_FREQ_FINE (63h)
Internal frequency register (R)
Table 161. INTERNAL_FREQ_FINE register
FREQ_
FINE_7
FREQ_
FINE_6
FREQ_
FINE_5
FREQ_
FINE_4
FREQ_
FINE_3
FREQ_
FINE_2
FREQ_
FINE_1
FREQ_
FINE_0
Table 162. INTERNAL_FREQ_FINE register description
FREQ_FINE_[7:0]
Difference in percentage of the effective ODR (and timestamp rate) with respect to the typical.
Step: 0.15%. 8-bit format, two's complement.
LSM6DSTX
I3C_BUS_AVB (62h)
DS14039 - Rev 1
page 83/175



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com