| Electronic Components Datasheet Search |
|
XRK69774 Datasheet(PDF) 7 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRK69774 Datasheet(HTML) 7 Page - Exar Corporation |
|
7 / 11 page ![]() PRELIMINARY XRK69774 7 REV. P1.0.1 1:14 LVCMOS PLL CLOCK GENERATOR 2.0 CONFIGURATION TABLES TABLE 6: FUNCTION CONTROLS CONTROL PIN DEFAULT LOGIC 0 LOGIC 1 MR/OE 1 Resets the output divide circuitry and serial interface, tri-states all outputs Enables all outputs - normal operation PLL_EN 1 PLL bypass mode enabled. This is a test mode in which the reference clock is provided to the output dividers in place of the VCO output. PLL enabled - normal operation STOP_CLK 1 QA[4:0], QB[4:0] and QC[3:0] outputs disabled in Low state. Outputs enabled, normal operation CLK_SEL 0 CLK0 selected as PLL reference CLK1 selected VCO_SEL 0 VCO ÷ 2 VCO ÷ 4 TABLE 7: BANK OUTPUT DIVIDER CONTROLS INPUT OUTPUT INPUT OUTPUT INPUT OUTPUT VC0_SEL FSEL_A QA[4:0] VCO_SEL FSEL_B QB[4:0] VC0_SEL FSEL_C QC[3:0] 0 0 ÷4 0 0 ÷4 0 0 ÷8 0 1 ÷8 0 1 ÷8 0 1 ÷12 1 0 ÷8 1 0 ÷8 1 0 ÷16 1 1 ÷16 1 1 ÷16 1 1 ÷24 TABLE 8: FEEDBACK DIVIDER CONTROL VCO_SEL FSEL_FB1 FSEL_FB0 QFB 0 0 0 ÷8 0 0 1 ÷16 0 1 0 ÷12 0 1 1 ÷24 1 0 0 ÷16 1 0 1 ÷32 1 1 0 ÷24 1 1 1 ÷48 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |