| Electronic Components Datasheet Search |
|
MPC93R52 Datasheet(PDF) 6 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
MPC93R52 Datasheet(HTML) 6 Page - Renesas Technology Corp |
|
6 / 14 page ![]() MPC93R52 REVISION 6 3/14/16 6 ©2016 Integrated Device Technology, Inc. MPC93R52 DATA SHEET APPLICATIONS INFORMATION Programming the MPC93R52 The MPC93R52 supports output clock frequencies from 16.67 to 240 MHz. Different feedback and output divider configurations can be used to achieve the desired input to output frequency relationship. The feedback frequency and divider should be used to situate the VCO in the frequency lock range between 200 and 480 MHz for stable and optimal operation. The FSELA, FSELB, FSELC pins select the desired output clock frequencies. Possible frequency ratios of the reference clock input to the outputs are 1:1, 1:2, 1:3, 3:2 as well as 2:3, 3:1, and 2:1. Table 7 and Table 8 illustrate the various output configurations and frequency ratios supported by the MPC93R52. See also Figure 3 to Figure 6 for further reference. A 2 output divider cannot be used for feedback. Table 7. MPC93R52 Example Configuration (F_RANGE = 0) PLL Feedback fref(1) [MHz] 1. fref is the input clock reference frequency (CCLK). FSELA FSELB FSELC QA[0:4]:fref ratio QB[0:3]:fref ratio QC[0:1]:fref ratio VCO 4(2) 2. QAx connected to FB_IN and FSELA=0. 50–120 0 0 0 fref (50-120 MHz) fref (50-120 MHz) fref 2 (100-240 MHz) 0 0 1 fref (50-120 MHz) fref (50-120 MHz) fref (50-120 MHz) 1 0 0 fref 23 (33-80 MHz) fref (50-120 MHz) fref 2 (100-240 MHz) 1 0 1 fref 23 (33-80 MHz) fref (50-120 MHz) fref (50-120 MHz) VCO 6(3) 3. QAx connected to FB_IN and FSELA=1. 33.3–80 1 0 0 fref (33-80 MHz) fref 32 (50-120 MHz) fref 3 (100-240 MHz) 1 0 1 fref (33-80 MHz) fref 32 (50-120 MHz) fref 32 (50-120 MHz) 1 1 0 fref (33-80 MHz) fref 3 (100-240 MHz) fref 3 (100-240 MHz) 1 1 1 fref (33-80 MHz) fref 3 (100-240 MHz) fref 32 (50-120 MHz) Table 8. MPC93R52 Example Configurations (F_RANGE = 1) PLL Feedback fref(1) [MHz] 1. fref is the input clock reference frequency (CCLK). FSELA FSELB FSELC QA[0:4]:fref ratio QB[0:3]:fref ratio QC[0:1]:fref ratio VCO 8(2) 2. QAx connected to FB_IN and FSELA=0. 25-60 0 0 0 fref (25-60 MHz) fref (25-60 MHz) fref 2 (50-120 MHz) 0 0 1 fref (25-60 MHz) fref (25-60 MHz) fref (25-60 MHz) 1 0 0 fref 23 (16-40 MHz) fref (25-60 MHz) fref 2 (50-120 MHz) 1 0 1 fref 23 (16-40 MHz) fref (25-60 MHz) fref (25-60 MHz) VCO 12(3) 3. QAx connected to FB_IN and FSELA=1. 16.67–40 1 0 0 fref (16-40 MHz) fref 32 (25-60 MHz) fref 3 (50-120 MHz) 1 0 1 fref (16-40 MHz) fref 32 (25-60 MHz) fref 32 (25-60 MHz) 1 1 0 fref (16-40 MHz) fref 3 (50-120 MHz) fref 3 (50-120 MHz) 1 1 1 fref (16-40 MHz) fref 3 (50-120 MHz) fref 32 (25-60 MHz) |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |