Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

MPC93R52 Datasheet(PDF) 7 Page - Renesas Technology Corp

Part # MPC93R52
Description  3.3 V 1:11 LVCMOS Zero Delay Clock Generator
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

MPC93R52 Datasheet(HTML) 7 Page - Renesas Technology Corp

Back Button MPC93R52 Datasheet HTML 3Page - Renesas Technology Corp MPC93R52 Datasheet HTML 4Page - Renesas Technology Corp MPC93R52 Datasheet HTML 5Page - Renesas Technology Corp MPC93R52 Datasheet HTML 6Page - Renesas Technology Corp MPC93R52 Datasheet HTML 7Page - Renesas Technology Corp MPC93R52 Datasheet HTML 8Page - Renesas Technology Corp MPC93R52 Datasheet HTML 9Page - Renesas Technology Corp MPC93R52 Datasheet HTML 10Page - Renesas Technology Corp MPC93R52 Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 14 page
background image
REVISION 6 3/14/16
7
©2016 INTEGRATED DEVICE TECHNOLOGY, INC.
MPC93R52 DATA SHEET
Example Configurations for the MPC93R52
MPC93R52 configuration to multiply the reference
frequency by 3, 3
 2 and 1. PLL feedback of
QA4 = 33.3 MHz.
Figure 3. MPC93R52 Default Configuration
Figure 4. MPC93R52 Zero Delay Buffer Configuration
Figure 5. MPC93R52 Default Configuration
Figure 6. MPC93R52 Zero Delay Buffer Configuration 2
MPC93R52
fref = 100 MHz
100 MHz
100 MHz
100 MHz (Feedback)
QA0
QA1
QA2
QA3
QA4
QB0
QB1
QB2
QB3
QC0
QC1
CCLK
FB_IN
FSELA
FSELB
FSELC
F_RANGE
200 MHz
MPC93R52 default configuration (feedback of QB0 =
100 MHz). All control pins are left open.
MPC93R52
fref = 62.5 MHz
62.5 MHz
62.5 MHz
62.5 MHz (Feedback)
QA0
QA1
QA2
QA3
QA4
QB0
QB1
QB2
QB3
QC0
QC1
CCLK
FB_IN
FSELA
FSELB
FSELC
F_RANGE
62.5 MHz
MPC93R52 zero-delay (feedback of QB0 = 62.5 MHz). All
control pins are left open except FSELC = 1. All outputs
are locked in frequency and phase to the input clock.
MPC93R52
fref = 33.3 MHz
33.3 MHz
50 MHz
33.3 MHz (Feedback)
QA0
QA1
QA2
QA3
QA4
QB0
QB1
QB2
QB3
QC0
QC1
CCLK
FB_IN
FSELA
FSELB
FSELC
F_RANGE
100 MHz
MPC93R52
fref = 33.3 MHz
33.3 MHz
33.3 MHz
33.3 MHz (Feedback)
QA0
QA1
QA2
QA3
QQ4
QB0
QB1
QB2
QB3
QC0
QC1
CCLK
FB_IN
FSELA
FSELB
FSELC
F_RANGE
33.3 MHz
MPC93R52 zero-delay (feedback of QB0 = 33.3 MHz).
Equivalent to Figure 2 except F_RANGE = 1 enabling a
lower input and output clock frequency.
Frequency range
Min
Max
Input
50 MHz
120 MHz
QA outputs
50 MHz
12 MHz
QB outputs
50 MHz
120 MHz
QC outputs
100 MHz
240 MHz
Frequency range
Min
Max
Input
50 MHz
120 MHz
QA outputs
50 MHz
120 MHz
QB outputs
50 MHz
120 MHz
QC outputs
50 MHz
120 MHz
Frequency range
Min
Max
Input
25 MHz
60 MHz
QA outputs
50 MHz
120 MHz
QB outputs
50 MHz
120 MHz
QC outputs
100 MHz
240 MHz
Frequency range
Min
Max
Input
25 MHz
60 MHz
QA outputs
25 MHz
60 MHz
QB outputs
25 MHz
60 MHz
QC outputs
25 MHz
60 MHz
VCC
VCC
VCC
VCC
VCC
VCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com