AM29BDD160G datasheet(23/79 Pages) AMD

23 / 79 page

June 7, 2006

Am29BDD160G

Burst Access Timing Control

In addition to the IND/WAIT# signal control, burst con-

trols exist in the Control Register for initial access de-

lay, delivery of data on the CLK edge, and the length

of time data is held.

Initial Burst Access Delay Control

The Am29BDD160 contains options for initial access

delay of a burst access. The initial access delay has

no effect on asynchronous read operations.

Burst Initial Access Delay is defined as the number of

clock cycles that must elapse from the first valid clock

edge after ADV# assertion (or the rising edge of

ADV#) until the first valid CLK edge when the data is

valid.

The burst access is initiated and the address is

latched on the first rising CLK edge when ADV# is ac-

tive or upon a rising ADV# edge, whichever comes

first. (See Table 8 describes the initial access delay

configurations.) If the Clock Configuration bit in the

Control Register is set to falling edge (CR6 = 0), the

definition remains the same for the initial delay setting

with the exception that data is valid after the falling

edge.

Table 8.

Burst Initial Access Delay

Figure 3.

Initial Burst Delay Control

Notes:

1. Burst access starts with a rising CLK edge and when ADV# is active.

2. Configurations register 6 is set to 1 (CR6 = 1). Burst starts and data outputs on the rising CLK edge.

3. CR [13-10] = 1 or three clock cycles

4. CR [13-10] = 2 or four clock cycles

5. CR [13-10] = 3 or Five clock cycles

CR13

CR12

CR11

CR10

Initial Burst Access

(CLK cycles)

54D,

64C, 65A

CLK

ADV#

A18-A0

DQ31-DQ03

DQ31-DQ04

DQ31-DQ05

Valid Address

Three CLK Delay

2nd CLK

3rd CLK

4th CLK

5th CLK

1st CLK

Four CLK Delay

Address 1 Latched

Five CLK Delay

AM29BDD160G Datasheet(PDF) 23 Page - Advanced Micro Devices

AM29BDD160G Datasheet(HTML) 23 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL